Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
☆61Dec 8, 2022Updated 3 years ago
Alternatives and similar repositories for pycircuit
Users that are interested in pycircuit are comparing it to the libraries listed below
Sorting:
- Library for working with KiCAD file formats☆68Jan 25, 2026Updated last month
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- This is a clone of an SVN repository at http://svn.code.sf.net/p/edif2kicad/code. It had been cloned by http://svn2github.com/ , but the …☆12Jun 7, 2016Updated 9 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- ☆23Oct 26, 2015Updated 10 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- PCB Design Language: A programming way to design schematics.☆189Apr 8, 2021Updated 4 years ago
- Fully Automated line of USB-C PD PPS boards☆19Aug 24, 2020Updated 5 years ago
- KiCAD parser written in python☆17Nov 19, 2024Updated last year
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 4 years ago
- Circuit analysis environment for Python☆61Sep 6, 2024Updated last year
- ☆35Jul 23, 2020Updated 5 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- Simple and SCM-friendly KiCad file parser based on Python dataclasses for KiCad 6.0 and up.☆117Jul 10, 2024Updated last year
- A Parser for KiCad EESCHEMA netlists.☆26Jan 22, 2026Updated last month
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- Kicad plugin to lay out components as they are in the schematic☆26Jul 20, 2018Updated 7 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- A 4-digit 7-segment digital clock, based on the inexpensive Padauk microcontrollers☆13Nov 17, 2025Updated 3 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- ☆11Jul 1, 2025Updated 8 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- CMake based hardware build system☆35Updated this week
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- 3 yusynth implementations - MoogVCF - WaveFolder - 555 ADSR☆12May 17, 2021Updated 4 years ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- KiCad Python abstraction layer☆31Oct 20, 2021Updated 4 years ago
- Development of a new Python scripting API for KiCad☆41Jan 9, 2022Updated 4 years ago
- Synthesis Format Conversion Tool☆26Nov 18, 2025Updated 3 months ago