dvc94ch / pycircuit
Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
☆58Updated 2 years ago
Alternatives and similar repositories for pycircuit:
Users that are interested in pycircuit are comparing it to the libraries listed below
- A mixed signal netlist language (pre-alpha)☆60Updated 6 years ago
- Library for working with KiCAD file formats☆65Updated 2 years ago
- Simple and SCM-friendly KiCad file parser based on Python dataclasses for KiCad 6.0 and up.☆92Updated 9 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆77Updated 4 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Digital Circuit rendering engine☆39Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 6 months ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- BAG framework☆40Updated 9 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆23Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- Online viewer of Xschem schematic files☆23Updated 4 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- ☆54Updated 2 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated this week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- ☆59Updated last year
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆25Updated 3 years ago
- ☆22Updated 4 years ago
- A Parser for KiCad EESCHEMA netlists.☆23Updated 3 months ago