VideoGPU / FMC_MIPI
FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
☆14Updated last year
Related projects: ⓘ
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆45Updated 4 years ago
- ☆12Updated last year
- Imaging application using MIPI and DisplayPort to process image☆22Updated 4 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- SEA-S7_gesture recognition☆12Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆14Updated last year
- DSP WishBone Compatible Cores☆11Updated 10 years ago
- Xilinx IP repository☆13Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 2 years ago
- minimal code to access ps DDR from PL☆18Updated 4 years ago
- MIPI CSI-2 RX☆28Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆15Updated 5 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆17Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆10Updated 3 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆19Updated 8 months ago
- QSPI for SoC☆15Updated 4 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆18Updated 8 years ago
- WISHBONE DMA/Bridge IP Core☆16Updated 10 years ago
- ULPI Link Wrapper (USB Phy Interface)☆21Updated 4 years ago
- 基于FPGA的FFT☆11Updated 5 years ago
- RTL for mipi serialize and deserialize☆11Updated 6 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- USB -> AXI Debug Bridge☆33Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- FIR,FFT based on Verilog☆13Updated 6 years ago
- ☆17Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- A CIC filter implemented in Verilog☆20Updated 9 years ago