Alternatives and similar repositories for UCAS-CALab-mycpu_verify

Users that are interested in UCAS-CALab-mycpu_verify are comparing it to the libraries listed below

• cebarobot / UCAS-CALab-mycpu_axi_verify

  View on GitHub
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15
  ☆22Dec 22, 2020Updated 5 years ago
• cebarobot / UCAS-Computer-Architecture-Lab

  View on GitHub
  计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集
  ☆18Aug 11, 2021Updated 4 years ago
• cqlin1995 / UCAS-Algorithm-Assignments

  View on GitHub
  UCAS 卜东波 算法设计与分析 作业答案
  ☆23Jan 6, 2018Updated 8 years ago
• SinnLiu / CPU_Design_MIPS

  View on GitHub
  《CPU设计实战》学习记录及代码
  ☆13Dec 30, 2023Updated 2 years ago
• RenzoTsai / UCAS-Computer-Network

  View on GitHub
  This repo is for experiment of UCAS Computer Network course
  ☆27Jan 13, 2021Updated 5 years ago
• cebarobot / Introduction-to-Computer-Architecture-Exercises

  View on GitHub
  计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题
  ☆68Aug 11, 2021Updated 4 years ago
• yuhuifishash / NKU-Compilers2024-RV64GC

  View on GitHub
  南开大学2024年编译系统原理实验代码框架(RISC-V架构)
  ☆25Nov 24, 2024Updated last year
• EricJin2002 / UCAS-CA-2022

  View on GitHub
  一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块
  ☆16Jan 12, 2023Updated 3 years ago
• suhipek / NKU_parallel_programming

  View on GitHub
  Parallel Programming Design Assignment for Nankai University, the topic chosen is the default Gaussian Elimination. 南开并行程序设计作业，默认高斯消去选题。
  ☆21Jun 2, 2023Updated 2 years ago
• cquwei-cx / cpu20220108

  View on GitHub
  MIPS 57条指令五级流水线cpu (verilog实现+详细注释)
  ☆11Jan 11, 2022Updated 4 years ago
• didzdissanayaka8 / VI-LOAM_ISLAB

  View on GitHub
  ☆11May 9, 2022Updated 3 years ago
• vllogic / vllink_highspeed

  View on GitHub
  高速版CMSIS-DAP V2调试器，追求对SRAM实现MB/S的读写速度，并拥有逻辑分析仪功能
  ☆34Dec 18, 2021Updated 4 years ago
• fangyzh26 / spi

  View on GitHub
  ☆11Nov 13, 2022Updated 3 years ago
• Myrrolinz / Deep-Learning

  View on GitHub
  NKU 深度学习 作业
  ☆10Jun 25, 2023Updated 2 years ago
• Bowen-0x00 / cordic-algorithm-verilog

  View on GitHub
  使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。
  ☆11Mar 22, 2024Updated last year
• CarloFable / risc-v-32-cpu

  View on GitHub
  risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog
  ☆10Feb 23, 2023Updated 2 years ago
• Corey-Maler / simple_SoC

  View on GitHub
  Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
  ☆14Dec 29, 2016Updated 9 years ago
• ChayCai / HierCGRA

  View on GitHub
  HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration
  ☆14Mar 6, 2023Updated 2 years ago
• HackerFoo / nitefury-popr

  View on GitHub
  ☆10Mar 18, 2020Updated 5 years ago
• lijyhh / LEGv8

  View on GitHub
  A simple implementation about LEGv8 instruction set using Verilog HDL.
  ☆11May 8, 2022Updated 3 years ago
• OmniXRI / iThomeIronMan2021

  View on GitHub
  iThome 2021 (13屆) 鐵人賽【arm platforms組】 ─ 爭什麼，把AI和MCU摻在一起做tinyML就對了！
  ☆10Oct 22, 2021Updated 4 years ago
• esynr3z / usb20dev

  View on GitHub
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆39Dec 2, 2018Updated 7 years ago
• cornell-brg / torng-uecgra-scripts-hpca2021

  View on GitHub
  ☆11Aug 4, 2022Updated 3 years ago
• spauka / SLAM

  View on GitHub
  SLAM Report
  ☆11Nov 25, 2011Updated 14 years ago
• Dinistro / circt-stream

  View on GitHub
  A stream to RTL compiler based on MLIR and CIRCT
  ☆16Nov 15, 2022Updated 3 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• zwdnet / investment

  View on GitHub
  量化投资探索指数基金定投的策略
  ☆11Oct 21, 2017Updated 8 years ago
• caszca / CPU

  View on GitHub
  多周期流水25条基础MIPS指令CPU实现。测试环境：vivado。编写语言：verilog。必选书籍：《自己动手写CPU》
  ☆10Apr 16, 2023Updated 2 years ago
• yasnakateb / CGRAs

  View on GitHub
  Coarse Grained Reconfigurable Arrays with Chisel3
  ☆13Jul 1, 2024Updated last year
• flaneur2020 / flaneur2020.github.io

  View on GitHub
  fleurer's homepage on github
  ☆17Jan 26, 2026Updated 3 weeks ago
• xfguo / spi

  View on GitHub
  SPI Master Core clone from OpenCores
  ☆12Oct 4, 2013Updated 12 years ago
• GeorgeSangillo / ARM-Single-Cycle-Processor

  View on GitHub
  Design and simulate a simplified ARM single-cycle processor using SystemVerilog.
  ☆10Sep 13, 2019Updated 6 years ago
• wffpy / TorchProfiling

  View on GitHub
  在module level分析模型的性能
  ☆13Jun 21, 2025Updated 7 months ago
• acoimbramendes / uart_RTL_to_GDSII

  View on GitHub
  Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.
  ☆16May 28, 2021Updated 4 years ago
• zhuangxiaopi / Semantic-Segmantation-based-Dynamic-Robust-SLAM

  View on GitHub
  Semantic-Segmantation-based-Dynamic-Robust-SLAM
  ☆12Jul 15, 2019Updated 6 years ago
• yu-yake2002 / ysyx-docker

  View on GitHub
  A docker image for One Student One Chip's debug exam
  ☆10Sep 22, 2023Updated 2 years ago
• xobs / stimpik

  View on GitHub
  Read out firmware of some STM32 parts
  ☆12Jul 20, 2025Updated 6 months ago
• LeijieZhang001 / leijiezhang001.github.io

  View on GitHub
  ☆12Mar 1, 2023Updated 2 years ago
• haoruilee / M5Stack_Healthy_code_tracer

  View on GitHub
  Use M5GO to track healthy code/position/RFID/temperature. 东南大学第一届物联网设计竞赛
  ☆11Aug 10, 2021Updated 4 years ago