计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
☆33Aug 11, 2021Updated 4 years ago
Alternatives and similar repositories for UCAS-CALab-mycpu_verify
Users that are interested in UCAS-CALab-mycpu_verify are comparing it to the libraries listed below
Sorting:
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 4 years ago
- UCAS 卜东波 算法设计与分析 作业答案☆23Jan 6, 2018Updated 8 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- This repo is for experiment of UCAS Computer Network course☆27Jan 13, 2021Updated 5 years ago
- Undergraduate 2017-2021☆13Dec 1, 2020Updated 5 years ago
- 编译原理 2021春季 UCAS☆20Aug 11, 2021Updated 4 years ago
- 计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题☆68Aug 11, 2021Updated 4 years ago
- 一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块☆17Jan 12, 2023Updated 3 years ago
- 2024编译系统实现赛RISC-V赛道一等奖作品(A compiler of SysY (subset of C) )☆25Sep 4, 2024Updated last year
- Our repository for NSCSCC☆19Feb 22, 2025Updated last year
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 4 years ago
- 一份面向UCAS本科计算机科学与技术专业同学的基础指南☆31Feb 1, 2023Updated 3 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- ☆11May 9, 2022Updated 3 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Jun 24, 2017Updated 8 years ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- iThome 2021 (13屆) 鐵人賽【arm platforms組】 ─ 爭什麼，把AI和MCU摻在一起做tinyML就對了！☆10Oct 22, 2021Updated 4 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆10Feb 23, 2023Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- 华中科技大学命令式计算原理作业☆14Nov 23, 2024Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- SLAM Report☆11Nov 25, 2011Updated 14 years ago
- fleurer's homepage on github☆17Feb 27, 2026Updated last week
- 在module level分析模型的性能☆12Jun 21, 2025Updated 8 months ago
- Open Source STC MCU ISP flash tool☆10Jan 9, 2021Updated 5 years ago
- VNEC: A Vectorized Non-Empty Column Format for SpMV on cross-platform multicore CPUs☆10Feb 6, 2024Updated 2 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Ground-Aware Point Cloud Semantic Segmentation for Autonomous Driving. ACM Multimedia 2019.☆12Sep 19, 2019Updated 6 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- nku os class☆11Dec 25, 2023Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago