cebarobot / UCAS-CALab-mycpu_verify
计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
☆27Updated 3 years ago
Alternatives and similar repositories for UCAS-CALab-mycpu_verify:
Users that are interested in UCAS-CALab-mycpu_verify are comparing it to the libraries listed below
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆22Updated 10 months ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 3 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆76Updated 5 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆50Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆131Updated 9 months ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆18Updated 2 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆14Updated 2 years ago
- 我设计了一些数字集成电路的教学实验,供大家学习~☆23Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆27Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- ☆62Updated last week
- ☆85Updated 2 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆18Updated 5 months ago
- ☆63Updated last year
- CQU Dual Issue Machine☆35Updated 9 months ago
- ☆18Updated last year
- ☆34Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- ☆66Updated 8 months ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆26Updated 4 years ago
- ☆35Updated last year
- ☆18Updated 8 months ago
- riscv指令集,单周期以及五级流水线CPU☆53Updated 3 months ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆12Updated 3 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆25Updated last year