benpye / nix-fpga-tools

Related projects ⓘ

Alternatives and complementary repositories for nix-fpga-tools

• charlottia / hdx
  HDL development environment on Nix.
  ☆23Updated 2 weeks ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated 6 months ago
• chuangzhu / nixos-sun20iw1p1
  NixOS on Allwinner D1 RISC-V
  ☆38Updated 2 years ago
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆23Updated 5 years ago
• christiaanb / contranomy
  ☆27Updated 3 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆33Updated 3 years ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆35Updated 5 years ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆14Updated 3 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆98Updated last month
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 8 years ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆17Updated last month
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆26Updated 3 weeks ago
• icebreaker-fpga / icebreaker-litex-examples
  Example litex Risc-V SOC and some example code projects in multiple languages.
  ☆66Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆46Updated 10 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 2 years ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆25Updated last year
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated this week
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆13Updated 3 years ago
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 2 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 4 years ago
• lukaslaobeyer / nix-fpgapkgs
  Nix channel with FPGA development tools
  ☆13Updated 3 years ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆25Updated last month
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆37Updated this week
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆38Updated 2 years ago
• expipiplus1 / clash-wavedrom
  ☆14Updated 10 months ago
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆26Updated 2 months ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated 10 months ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆111Updated 3 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago