Alternatives and similar repositories for nix-fpga-tools

Users that are interested in nix-fpga-tools are comparing it to the libraries listed below

• charlottia / hdx
  HDL development environment on Nix.
  ☆26Updated 8 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated last month
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆24Updated 6 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆49Updated this week
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆35Updated 4 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated last year
• christiaanb / contranomy
  ☆29Updated 4 years ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 3 years ago
• chuangzhu / nixos-sun20iw1p1
  NixOS on Allwinner D1 RISC-V
  ☆39Updated 2 years ago
• cyberus-technology / usbvfiod
  A tool for USB device pass-through using the vfio-user protocol.
  ☆15Updated last week
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆58Updated 4 years ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆27Updated 3 weeks ago
• gatecat / subprime
  ☆16Updated 4 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 5 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated last week
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 2 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆28Updated 9 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• TravisWhitaker / nix-quartus
  Nix Expressions for Altera(Intel) Quartus
  ☆16Updated 4 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• lukaslaobeyer / nix-fpgapkgs
  Nix channel with FPGA development tools
  ☆13Updated 4 years ago
• whitequark / thunderscope-rs
  ☆13Updated 10 months ago
• chuangzhu / nixos-xlnx
  NixOS on Xilinx Zynq and ZynqMP
  ☆33Updated last month
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 9 years ago
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆59Updated 2 weeks ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 6 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆86Updated this week
• Cuprum77 / PawPad
  PawPad programming header
  ☆18Updated 2 years ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated this week
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 3 years ago