Alternatives and similar repositories for nix-fpga-tools

Users that are interested in nix-fpga-tools are comparing it to the libraries listed below

• charlottia / hdx
  HDL development environment on Nix.
  ☆26Updated last year
• blarney-lang / blarney
  Haskell library for hardware description
  ☆106Updated 4 months ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆14Updated 9 years ago
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆26Updated 6 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated 3 weeks ago
• christiaanb / contranomy
  ☆30Updated 4 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 5 years ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 4 years ago
• TravisWhitaker / nix-quartus
  Nix Expressions for Altera(Intel) Quartus
  ☆16Updated 5 years ago
• philtomson / RHDL
  Ruby Hardware Description Language
  ☆15Updated 12 years ago
• chuangzhu / nixos-xlnx
  NixOS on Xilinx Zynq and ZynqMP
  ☆45Updated last month
• chuangzhu / nixos-sun20iw1p1
  NixOS on Allwinner D1 RISC-V
  ☆39Updated 3 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆36Updated 4 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆63Updated this week
• amaranth-lang / playground
  Playground for experimenting with and sharing short Amaranth programs on the web
  ☆20Updated 2 months ago
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆32Updated 2 months ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated last month
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆93Updated last month
• whitequark / thunderscope-rs
  ☆15Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated last year
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆56Updated 7 years ago
• bittide / bittide-hardware
  ☆23Updated this week
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆30Updated last week
• tenstorrent / tt-bh-linux
  Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧
  ☆41Updated 3 weeks ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆31Updated last year
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆41Updated 3 years ago
• gatecat / subprime
  ☆16Updated 4 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 4 months ago
• DieracDelta / NixKernelTutorial
  ☆10Updated 4 years ago