benpye / nix-fpga-tools

Related projects ⓘ

Alternatives and complementary repositories for nix-fpga-tools

• charlottia / hdx
  HDL development environment on Nix.
  ☆24Updated 3 weeks ago
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆23Updated 5 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆98Updated last month
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated 7 months ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆14Updated 3 years ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆35Updated 5 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆33Updated 3 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 2 weeks ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 8 years ago
• christiaanb / contranomy
  ☆27Updated 3 years ago
• chuangzhu / nixos-sun20iw1p1
  NixOS on Allwinner D1 RISC-V
  ☆38Updated 2 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆38Updated 2 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆13Updated 3 years ago
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆27Updated this week
• expipiplus1 / clash-wavedrom
  ☆14Updated 10 months ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆17Updated 2 months ago
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 2 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆26Updated last month
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 4 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 2 years ago
• chili-chips-ba / wireguard-fpga
  Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…
  ☆33Updated this week
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated 10 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆25Updated last year
• stefanpie / sa-placer
  ☆14Updated 8 months ago
• georgewhewell / nixos-nanopim3
  ☆11Updated 7 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆83Updated last month