benpye / nix-fpga-tools
☆23Updated 3 years ago
Alternatives and similar repositories for nix-fpga-tools
Users that are interested in nix-fpga-tools are comparing it to the libraries listed below
Sorting:
- HDL development environment on Nix.☆25Updated 6 months ago
- 32-bit RISC-V Emulator☆24Updated 6 years ago
- Generate interface between Clash and Verilator☆22Updated last year
- Haskell library for hardware description☆103Updated 5 months ago
- An FPGA reverse engineering and documentation project☆44Updated last week
- ☆29Updated 4 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- ☆13Updated 8 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- Nix Expressions for Altera(Intel) Quartus☆16Updated 4 years ago
- ☆14Updated last year
- A Clash playground/starter kit, using Nix☆35Updated 6 years ago
- Awesome projects using the Amaranth HDL☆13Updated 3 months ago
- ☆10Updated 3 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- ☆16Updated 3 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- Yosys plugin for synthesis of Bluespec code☆15Updated 3 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- ☆19Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- NixOS on Allwinner D1 RISC-V☆39Updated 2 years ago
- NixOS on Xilinx Zynq and ZynqMP☆28Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆58Updated 3 years ago
- A bit-serial CPU☆18Updated 5 years ago
- PicoRV☆44Updated 5 years ago