benpye / nix-fpga-toolsLinks
☆23Updated 3 years ago
Alternatives and similar repositories for nix-fpga-tools
Users that are interested in nix-fpga-tools are comparing it to the libraries listed below
Sorting:
- HDL development environment on Nix.☆26Updated 8 months ago
- Generate interface between Clash and Verilator☆22Updated last year
- 32-bit RISC-V Emulator☆24Updated 6 years ago
- ☆29Updated 4 years ago
- Haskell library for hardware description☆104Updated 2 weeks ago
- NixOS on Allwinner D1 RISC-V☆39Updated 2 years ago
- ☆10Updated 3 years ago
- A tool for USB device pass-through using the vfio-user protocol.☆15Updated this week
- Nix Expressions for Altera(Intel) Quartus☆16Updated 4 years ago
- A Clash playground/starter kit, using Nix☆36Updated 6 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 9 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- An FPGA reverse engineering and documentation project☆47Updated last week
- NixOS on Xilinx Zynq and ZynqMP☆32Updated 3 weeks ago
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆58Updated 4 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆27Updated last week
- Yosys plugin for synthesis of Bluespec code☆15Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 8 months ago
- Nix channel with FPGA development tools☆13Updated 4 years ago
- Kansas Lava☆48Updated 5 years ago
- ☆44Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Nix flake for openXC7☆40Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated last week
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago