Alternatives and similar repositories for numfi

Users that are interested in numfi are comparing it to the libraries listed below

• francof2a / fxpmath
  A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.
  ☆196Updated last year
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆155Updated last year
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆246Updated last year
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆138Updated 5 months ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆95Updated 3 years ago
• SEL-FOSS / fixedpoint
  Fixed point arithmetic python package
  ☆38Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆125Updated 3 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆177Updated 2 weeks ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 9 months ago
• smlgit / fpbinary
  Fixed point package for Python.
  ☆35Updated 2 years ago
• apytypes / apytypes
  APyTypes - Algorithmic data types for Python
  ☆29Updated last week
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆216Updated last week
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆115Updated 4 years ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆73Updated 2 weeks ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆108Updated 2 years ago
• arutema47 / sar-adc
  Model SAR ADC with python!
  ☆21Updated 3 years ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆189Updated 2 years ago
• k0nze / zedboard_pl_to_ps_interrupt_example
  Tutorial on how to use the PL to PS interrupt on the Zedboard
  ☆26Updated 8 years ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆73Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆151Updated 2 years ago
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆108Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆143Updated this week
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆76Updated this week
• VUnit / vunit_action
  VUnit GitHub action
  ☆17Updated 4 years ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆49Updated this week
• efard / DSPHDL
  Digital Signal Processing and Well-Known Modulations on HDL
  ☆41Updated 3 months ago
• chipmuenk / pyfda
  Python Filter Design Analysis Tool
  ☆704Updated last month
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆187Updated 3 months ago