Alternatives and similar repositories for GPUReplay

Users that are interested in GPUReplay are comparing it to the libraries listed below

• intel / pinball2elf
  ☆38Updated 6 months ago
• avisi-group / captive
  The Captive Hypervisor
  ☆42Updated 2 years ago
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆17Updated 11 months ago
• jerinjacobk / armv8_pmu_cycle_counter_el0
  ARMv8 performance monitor from userspace
  ☆78Updated 2 years ago
• sailfish009 / hqemu
  HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores
  ☆21Updated 7 years ago
• ashwio / arm64-sysreg-lib
  Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.
  ☆30Updated 4 years ago
• Enna1 / LLVM-Clang-Examples
  A collection of code based on LLVM/Clang compilation libraries and tools
  ☆39Updated 5 years ago
• intel / pinplay-tools
  A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…
  ☆45Updated 6 months ago
• zhou-yuxin / kvm-ept-sample
  A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x
  ☆21Updated 6 years ago
• vusec / tlbdr
  ☆18Updated 2 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• zslwyuan / LLVM-9.0-Learner-Tutorial
  A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…
  ☆103Updated 3 years ago
• isec-tugraz / Donky
  ☆13Updated 4 years ago
• jdmccalpin / Intel_Address_Hash
  Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors
  ☆16Updated last year
• Huawei / Huawei_CCA_QEMU
  ARM CCA support for QEMU. Check wiki for instructions. https://github.com/Huawei/Huawei_CCA_RMM/wiki
  ☆25Updated 2 years ago
• harvard-acc / LLVM-Tracer
  An LLVM pass to profile dynamic LLVM IR instructions and runtime values
  ☆139Updated 4 years ago
• miaochenlu / arch_sec_papers
  ☆15Updated 3 months ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆21Updated 2 years ago
• isec-tugraz / halfdouble
  ☆16Updated 2 years ago
• thu-pacman / Spindle
  ☆32Updated 2 years ago
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆14Updated 5 years ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆61Updated 10 months ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆36Updated 2 years ago
• pointer-authentication / parts-llvm
  PARTS / LLVM compiler
  ☆32Updated 5 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆21Updated 2 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆16Updated last week
• FxPiGaAo / Hacky-Racer
  ☆16Updated last year
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• cwabbott0 / mali-isa-docs
  A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.
  ☆38Updated 7 years ago