Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-design-contest/
☆84Dec 16, 2025Updated 7 months ago
Alternatives and similar repositories for sscs-chipathon-2025
Users that are interested in sscs-chipathon-2025 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆19Sep 6, 2025Updated 10 months ago
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆92Updated this week
- ☆36May 29, 2026Updated 2 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆17Updated this week
- ☆36Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- Characterizer☆39Jun 26, 2026Updated last month
- Open-source PDK version manager☆56Jul 9, 2026Updated 3 weeks ago
- For mosbius.org website☆33Jul 31, 2025Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Jul 22, 2026Updated last week
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆223Oct 6, 2025Updated 9 months ago
- Reinforcement learning assisted analog layout design flow.☆39Jul 29, 2024Updated 2 years ago
- Custom IC Design Platform☆112Updated this week
- A library of open PDK packages☆118Jul 21, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year
- ☆37Jul 23, 2026Updated last week
- [WIP] Open-source DFT flow☆41May 9, 2026Updated 2 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆948Updated this week
- Development repository for openEMS workflow for IHP SG13G2☆64Jul 12, 2026Updated 2 weeks ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆247Updated this week
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated last week
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆22Jul 6, 2026Updated 3 weeks ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆25Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Blender GDSII Importer with PDK Support☆138Jul 16, 2026Updated 2 weeks ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆435Jul 17, 2026Updated 2 weeks ago
- ☆19Nov 1, 2025Updated 9 months ago
- ☆149Jun 16, 2026Updated last month
- An innovative Verilog-A compiler - reloaded☆45Jun 19, 2026Updated last month
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆28Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- ☆63Jul 11, 2025Updated last year
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆81Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 3 weeks ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- SiliconCompiler Design Gallery☆76Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆114Jul 22, 2026Updated last week