foss-for-synopsys-dwc-arc-processors / embarc_mli
Machine learning inference library for ARC EM and HS Processors
☆26Updated last month
Alternatives and similar repositories for embarc_mli:
Users that are interested in embarc_mli are comparing it to the libraries listed below
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆65Updated 2 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 5 years ago
- ☆40Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆62Updated 4 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated 3 weeks ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- CMSIS DSP Library for PULPino microcontroller☆22Updated 6 years ago
- ☆58Updated 3 years ago
- ☆33Updated 2 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- Caffe to VHDL☆67Updated 4 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- ☆45Updated 5 years ago
- ☆31Updated 5 years ago
- ☆81Updated last year
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Pulp virtual platform☆23Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆75Updated 2 weeks ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- CNN accelerator☆28Updated 7 years ago
- generate tflite micro code which bypasses the interpreter (directly calls into kernels)☆79Updated 2 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- HLS branch of Halide☆77Updated 6 years ago
- Binary Neural Network on IceStick FPGA.☆51Updated 6 years ago