fpgs / machXOprog
Program Lattice MachXO2/3 with CircuitPython
☆12Updated 5 years ago
Alternatives and similar repositories for machXOprog:
Users that are interested in machXOprog are comparing it to the libraries listed below
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Apio examples☆35Updated this week
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- ice40 USB Analyzer☆58Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- CRUVI Standard Specifications☆18Updated 10 months ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆27Updated last year
- micropython ESP32 programmer/flasher for ECP5 JTAG☆68Updated 2 months ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- An SDR for Raspberry Pi☆34Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- LimeSDR XTRX gateware project.☆16Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated 3 months ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- ☆22Updated 3 years ago