fpgs / machXOprog

Related projects ⓘ

Alternatives and complementary repositories for machXOprog

• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆20Updated 4 years ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆27Updated 2 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆28Updated 11 months ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆25Updated 2 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆57Updated 4 years ago
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆26Updated 4 years ago
• nathanrossi / meta-hdl
  HDL tools layer for OpenEmbedded
  ☆17Updated last month
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆50Updated 10 years ago
• FPGAwars / apio-examples
  Apio examples
  ☆34Updated last month
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆16Updated 8 years ago
• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆24Updated 3 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆31Updated 3 years ago
• gregdavill / ArcticKoala
  Development board for Lattice Crosslink-NX 72QFN
  ☆27Updated 4 years ago
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆25Updated 5 years ago
• micro-FPGA / CRUVI
  CRUVI Standard Specifications
  ☆17Updated 6 months ago
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆23Updated 5 years ago
• no2fpga / no2muacm
  Drop In USB CDC ACM core for iCE40 FPGA
  ☆33Updated 3 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆29Updated last year
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆40Updated last year
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆32Updated 6 years ago
• bunnie / netv2-soc
  NeTV2 SoC based on LiteX
  ☆14Updated 6 years ago
• Gekkio / docker-fpga
  Dockerized FPGA toolchain experiments
  ☆28Updated 9 months ago
• enjoy-digital / litex-acorn-baseboard
  LiteX development baseboards arround the SQRL Acorn.
  ☆57Updated 7 months ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• embedinn / iotSDR
  GitHub Repository for iotSDR open source material
  ☆31Updated 8 months ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆39Updated 2 weeks ago
• no2fpga / no2bootloader
  USB DFU bootloader gateware / firmware for FPGAs
  ☆60Updated last month
• j-marjanovic / ocs-tray-mezzanine-adapter
  PCIe adapter for an FPGA accelerator for Open CloudServer
  ☆21Updated 4 years ago
• emeb / rpi_rxadc
  An SDR for Raspberry Pi
  ☆34Updated 4 years ago