etri / nest-snnLinks
NEST-SNN
☆14Updated 3 years ago
Alternatives and similar repositories for nest-snn
Users that are interested in nest-snn are comparing it to the libraries listed below
Sorting:
- ONNX for SNN(Spiking Neural Networks)☆21Updated 4 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Updated 4 years ago
- An automated HDC platform☆10Updated 4 months ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- ☆11Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- An energy simulation framework for BPTT-based SNN inference and training.☆16Updated last year
- bitfusion verilog implementation☆11Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆62Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆18Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ☆34Updated 6 years ago
- ☆41Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆11Updated 4 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆47Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆9Updated 4 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Updated 2 years ago