etri / nest-snnLinks
NEST-SNN
☆14Updated 3 years ago
Alternatives and similar repositories for nest-snn
Users that are interested in nest-snn are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆63Updated 5 years ago
- ☆35Updated 6 years ago
- ☆18Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- ONNX for SNN(Spiking Neural Networks)☆22Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- ☆11Updated 6 years ago
- ☆30Updated 7 months ago
- ☆71Updated 5 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- ☆35Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- ☆41Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated last year
- An energy simulation framework for BPTT-based SNN inference and training.☆17Updated 2 years ago
- Eyeriss chip simulator☆38Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- ☆10Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆54Updated 5 years ago
- ☆33Updated 4 years ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆12Updated 3 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆16Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago