etri / nest-snnLinks
NEST-SNN
☆14Updated 3 years ago
Alternatives and similar repositories for nest-snn
Users that are interested in nest-snn are comparing it to the libraries listed below
Sorting:
- ONNX for SNN(Spiking Neural Networks)☆21Updated 4 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆63Updated 5 years ago
- ☆11Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- ☆18Updated 2 years ago
- An automated HDC platform☆10Updated 6 months ago
- ☆17Updated 4 years ago
- ☆27Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Updated 4 years ago
- ☆25Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆13Updated 4 years ago
- ☆34Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆10Updated 3 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Updated 3 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆29Updated 5 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- ☆35Updated 5 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago