etri / nest-snnLinks
NEST-SNN
☆14Updated 3 years ago
Alternatives and similar repositories for nest-snn
Users that are interested in nest-snn are comparing it to the libraries listed below
Sorting:
- NEST Data☆49Updated 4 years ago
- ☆14Updated 2 years ago
- NEST Compiler☆116Updated 4 months ago
- Pytorch implementation of our UniQ method, IEEE Access -- Training Multi-bit Quantized and Binarized Networks with A Learnable Symmetric …☆11Updated 4 years ago
- ONNX for SNN(Spiking Neural Networks)☆21Updated 4 years ago
- ☆28Updated last month
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆60Updated 4 years ago
- ☆24Updated last month
- Document for PIM-SW☆21Updated last year
- ☆24Updated last year
- ☆24Updated last year
- Study Group of Deep Learning Compiler☆160Updated 2 years ago
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆52Updated 5 years ago
- ☆26Updated last year
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆22Updated 7 months ago
- An automated HDC platform☆9Updated 3 months ago
- Heterogenous ML accelerator☆18Updated last month
- An energy simulation framework for BPTT-based SNN inference and training.☆16Updated last year
- CNN simd based accelerator using Vitis HLS☆10Updated 2 years ago
- ☆41Updated 11 months ago
- ☆143Updated 4 months ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆12Updated 2 years ago
- ☆24Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆30Updated 6 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- ☆11Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆69Updated last year