Alternatives and similar repositories for nest-snn

Users that are interested in nest-snn are comparing it to the libraries listed below

• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆25Updated 2 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• CASR-HKU / DPACS
  ☆18Updated 2 years ago
• hyoukjun / DesignCNNAccelerators
  Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017
  ☆30Updated 6 years ago
• Intelligent-Microsystems-Lab / QuantizedSNNs
  This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…
  ☆13Updated 4 years ago
• m-spr / RCEHDC
  An automated HDC platform
  ☆9Updated 3 months ago
• sweetwenwen / Stochastic-computing-based-neural-network-accelerator
  ☆11Updated 5 years ago
• yanghr / BSQ
  BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)
  ☆40Updated 4 years ago
• Zhu-Zixuan / Bitlet-PE
  A bit-level sparsity-awared multiply-accumulate process element.
  ☆16Updated last year
• neurom-iot / onnx-snn
  ONNX for SNN(Spiking Neural Networks)
  ☆21Updated 4 years ago
• fffasttime / AnyPackingNet
  ☆27Updated 3 months ago
• MXHX7199 / ICCV_2021_AFP
  AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.
  ☆13Updated 3 years ago
• awai54st / Enabling-Binary-Neural-Network-Training-on-the-Edge
  ☆18Updated 3 years ago
• ConstantPark / Neural-Network-Acceleration-2
  Neural Network Acceleration using CPU/GPU, ASIC, FPGA
  ☆61Updated 4 years ago
• mean9park / BitFusion-verilog
  bitfusion verilog implementation
  ☆10Updated 3 years ago
• DanielGerlinghoff / radix-encoding
  Framework for radix encoded SNN on FPGA
  ☆14Updated 3 years ago
• cornell-zhang / FracBNN
  FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
  ☆94Updated 3 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• DNN-Accelerators / Open-Source-IPs
  ☆33Updated 6 years ago
• kmisimn76 / SparseAccel
  CNN simd based accelerator using Vitis HLS
  ☆10Updated 3 years ago
• neurosim / DNN_NeuroSim_V1.1
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆22Updated 4 years ago
• PSCLab-ASU / Systolic-CNN
  ☆16Updated 4 years ago
• isakedo / DNNsim
  ☆35Updated 5 years ago
• maestro-project / gamma
  ☆41Updated last year
• I-Doctor / RTL_library_of_basic_hardware_units
  Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …
  ☆11Updated last year
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆13Updated 2 years ago
• jgoeders / dac_sdc_2020
  DAC System Design Contest 2020
  ☆29Updated 5 years ago
• mustard-seed / SparseDNNAccelerator
  Sparse CNN Accelerator targeting Intel FPGA
  ☆12Updated 3 years ago
• BradMcDanel / multiplication-free-dnn
  ☆10Updated 6 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 3 years ago