Alternatives and similar repositories for onnx-snn:

Users that are interested in onnx-snn are comparing it to the libraries listed below

• neurom-iot / onnx-registry
  Intelligent Component Registry web service for managing and using snn, dnn, and ml models, which is stored in onnx format.
  ☆21Updated 2 years ago
• metr0jw / Spiking-Neural-Network-on-FPGA
  Leaky Integrate and Fire (LIF) model implementation for FPGA
  ☆49Updated last year
• sweetwenwen / Stochastic-computing-based-neural-network-accelerator
  ☆9Updated 5 years ago
• Intelligent-Computing-Lab-Yale / SATA
  An energy simulation framework for BPTT-based SNN inference and training.
  ☆14Updated last year
• DanielGerlinghoff / radix-encoding
  Framework for radix encoded SNN on FPGA
  ☆13Updated 3 years ago
• ConstantPark / Neural-Network-Acceleration-2
  Neural Network Acceleration using CPU/GPU, ASIC, FPGA
  ☆60Updated 4 years ago
• YulhwaKim / RRAMScalable_BNN
  Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
  ☆11Updated 5 years ago
• saunak1994 / CyNAPSEv11
  The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL
  ☆32Updated 5 years ago
• arkhodamoradi / s2n2
  ☆17Updated 3 years ago
• SNU-HPCS / NeuroSync
  NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)
  ☆8Updated 2 years ago
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆44Updated last month
• adamsolomou / SC-DNN
  Stochastic Computing for Deep Neural Networks
  ☆30Updated 4 years ago
• semisgdh / SGDH-RVSoC
  An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.
  ☆20Updated 2 months ago
• neurosim / DNN_NeuroSim_V2.0
  Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)
  ☆46Updated 3 years ago
• BradMcDanel / multiplication-free-dnn
  ☆10Updated 5 years ago
• fabio-montagna / PULP-HD
  ☆11Updated 6 years ago
• hyoukjun / DesignCNNAccelerators
  Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017
  ☆26Updated 6 years ago
• gkrish19 / SIAM
  Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm
  ☆11Updated 4 years ago
• neurom-iot / naal
  Neuromorphic Architecture Abstraction Layer
  ☆16Updated 2 years ago
• Accelergy-Project / pytorch2timeloop-converter
  ☆10Updated 3 months ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆67Updated 3 years ago
• booniebears / CoMN
  ☆13Updated 8 months ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 2 years ago
• ConstantPark / Nerual-Network-Acceleration-1
  Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
  ☆51Updated 4 years ago
• fgr1986 / rram_multilevel_driver
  Architecture for RRAM multilevel programming
  ☆16Updated 6 years ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆23Updated 2 years ago
• hsieh672 / SNN-Accelerator
  A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…
  ☆10Updated last year
• Accelergy-Project / processing-in-memory-design
  ☆25Updated 9 months ago
• Zhu-Zixuan / Bitlet-PE
  A bit-level sparsity-awared multiply-accumulate process element.
  ☆12Updated 6 months ago
• neurosim / DNN_NeuroSim_V1.0
  Benchmark framework of compute-in-memory based accelerators for deep neural network
  ☆42Updated 4 years ago