Alternatives and similar repositories for onnx-snn:

Users that are interested in onnx-snn are comparing it to the libraries listed below

• neurom-iot / onnx-registry
  Intelligent Component Registry web service for managing and using snn, dnn, and ml models, which is stored in onnx format.
  ☆21Updated 2 years ago
• ConstantPark / Neural-Network-Acceleration-2
  Neural Network Acceleration using CPU/GPU, ASIC, FPGA
  ☆60Updated 4 years ago
• neurom-iot / naal
  Neuromorphic Architecture Abstraction Layer
  ☆16Updated 2 years ago
• sweetwenwen / Stochastic-computing-based-neural-network-accelerator
  ☆9Updated 5 years ago
• hyoukjun / DesignCNNAccelerators
  Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017
  ☆27Updated 6 years ago
• metr0jw / Spiking-Neural-Network-on-FPGA
  Leaky Integrate and Fire (LIF) model implementation for FPGA
  ☆54Updated last year
• BradMcDanel / multiplication-free-dnn
  ☆10Updated 5 years ago
• ConstantPark / Nerual-Network-Acceleration-1
  Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
  ☆51Updated 4 years ago
• saunak1994 / CyNAPSEv11
  The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL
  ☆32Updated 5 years ago
• arkhodamoradi / s2n2
  ☆17Updated 3 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 2 years ago
• coreylammie / TCAS-STDP
  IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures
  ☆25Updated 5 years ago
• SNU-HPCS / NeuroSync
  NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)
  ☆9Updated 2 years ago
• YulhwaKim / RRAMScalable_BNN
  Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
  ☆11Updated 5 years ago
• Intelligent-Computing-Lab-Yale / SATA
  An energy simulation framework for BPTT-based SNN inference and training.
  ☆14Updated last year
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆45Updated 2 months ago
• etri / nest-compiler
  NEST Compiler
  ☆116Updated 2 weeks ago
• Accelergy-Project / pytorch2timeloop-converter
  ☆10Updated 4 months ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated 10 months ago
• adamsolomou / SC-DNN
  Stochastic Computing for Deep Neural Networks
  ☆30Updated 4 years ago
• BradMcDanel / column-combine
  ☆27Updated 4 years ago
• DanielGerlinghoff / radix-encoding
  Framework for radix encoded SNN on FPGA
  ☆13Updated 3 years ago
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆17Updated 4 months ago
• ChFrenkel / ReckOn
  ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
  ☆81Updated 3 years ago
• RuokaiYin / MINT_Quantization
  MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award
  ☆11Updated 10 months ago
• ahirsharan / LSTM
  Single Long Short Term Memory (LSTM) cell : Verilog Implementation
  ☆30Updated 4 years ago
• RuokaiYin / SATA_Sim
  SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…
  ☆27Updated 4 months ago
• neurosim / DNN_NeuroSim_V2.0
  Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)
  ☆46Updated 3 years ago
• elliothe / pytorx
  Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory
  ☆36Updated 5 years ago