This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V assembly codes and Verilog codes related to the course
☆19Jun 20, 2023Updated 2 years ago
Alternatives and similar repositories for computer-architecture
Users that are interested in computer-architecture are comparing it to the libraries listed below
Sorting:
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 4 years ago
- This repository, "Autonomous Driving System On Various Platforms", details the exploration and implementation of autonomous driving syste…☆10Aug 16, 2021Updated 4 years ago
- This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela…☆53Apr 5, 2023Updated 2 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Feedback and bug reports for Fixmie☆14Jun 21, 2019Updated 6 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- ☆10Sep 4, 2017Updated 8 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Simple Python/C++ based program made to plot simple digital signal encodings like NRZ-L, NRZ-I, RZ, Bipolar, Manchester and Differential…☆10Dec 6, 2021Updated 4 years ago
- ☆11Dec 12, 2021Updated 4 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- Simple 1D Stock Cutting webpage☆12Nov 13, 2016Updated 9 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated last year
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- Graphql Fullstack Microservice App With OAuth2 Auth Using Spring Boot & React☆11Sep 7, 2022Updated 3 years ago
- Node.JS + React + GraphQL Movie App☆14Jan 21, 2021Updated 5 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- A minimal imgui project template☆10Feb 6, 2023Updated 3 years ago
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆13Jul 24, 2022Updated 3 years ago
- Personal archive for useful DOORS DXL Scripts☆14Feb 5, 2025Updated last year
- Detach monorepo packages from normal linking☆11Aug 31, 2025Updated 6 months ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- Microservice Architecture for Laravel☆15Jun 7, 2024Updated last year
- Cappadocia Viewer for Laravel☆13Oct 9, 2023Updated 2 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- This is my rearrangement of IUB 2009 P523 uploaded files opensourced on github in different repos.All copyright belongs to R. Kent/A. Kee…☆12Feb 22, 2026Updated 3 weeks ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- 4 bit CPU (logisim, verilog)☆14Feb 24, 2026Updated 2 weeks ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- This repository is created to share the R scripts of 3 day online workshop, organized by Metu Stats Club☆12Feb 8, 2021Updated 5 years ago
- Artificial intelligence for Jetson RaceCar☆15Sep 1, 2017Updated 8 years ago
- Simple SPI-based communication between FPGA and MCU, using EP4CE15 and STM32F407 as an example☆13Feb 16, 2024Updated 2 years ago
- Log Structured File System in Linux Kernel☆16Jul 12, 2013Updated 12 years ago
- Zamazom is basic E-Commerce app with MERN stack. Also uses SCSS for styling, Redux Toolkit for state management.☆16Jul 27, 2022Updated 3 years ago