This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V assembly codes and Verilog codes related to the course
☆19Jun 20, 2023Updated 2 years ago
Alternatives and similar repositories for computer-architecture
Users that are interested in computer-architecture are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆27Feb 15, 2016Updated 10 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 4 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Creating a public prototype of the "SWR-mouse" antenna analyzer PCB compatible with the G403 (Gainta Industries) ready-made case.☆20Oct 15, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL Implementation☆14Oct 9, 2014Updated 11 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 9 years ago
- An STM32 HAL library for the BMP180 temperature/pressure sensor.☆17May 12, 2021Updated 5 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- PID control of a BLDC motor using an STM32F4 Discovery Board☆17Oct 22, 2018Updated 7 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- ☆18Jan 16, 2025Updated last year
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆15Jul 24, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆14Feb 24, 2026Updated 3 months ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Simple Python/C++ based program made to plot simple digital signal encodings like NRZ-L, NRZ-I, RZ, Bipolar, Manchester and Differential…☆10Dec 6, 2021Updated 4 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated 3 weeks ago
- This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela…☆53Apr 5, 2023Updated 3 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 2 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- ESnet general-purpose FPGA design library.☆14May 14, 2026Updated last week
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 5 months ago
- gCaliper is a screen caliper to measure pixel distances, even with variable rotation.☆21Nov 30, 2025Updated 5 months ago
- This is workspace used in the the course "Building a bot in from scratch in ROS "☆22Apr 28, 2022Updated 4 years ago
- STM32 Beginners Fun☆45May 18, 2026Updated last week
- Cheat Sheets☆11Aug 31, 2019Updated 6 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- ☆38Aug 2, 2024Updated last year
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated 2 years ago
- Official project website for the AAAI 2022 paper "Stereo Neural Vernier Caliper"☆17Feb 26, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This repository is created to share the R scripts of 3 day online workshop, organized by Metu Stats Club☆12Feb 8, 2021Updated 5 years ago
- ☆18Nov 4, 2024Updated last year
- Simple SPI-based communication between FPGA and MCU, using EP4CE15 and STM32F407 as an example☆13Feb 16, 2024Updated 2 years ago
- A web app showing how much electricity is made from renewable sources in different parts of UK☆25Updated this week
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- We implemented a solution of the Linear Quadratic Regulator (LQR) Optimal Control problem in C++. We use the Newton method to solve the R…☆30Apr 10, 2026Updated last month
- Ultra low-noise current controller for laser diodes☆23Sep 16, 2019Updated 6 years ago