mbaykenar / computer-architectureLinks
This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V assembly codes and Verilog codes related to the course
☆15Updated 2 years ago
Alternatives and similar repositories for computer-architecture
Users that are interested in computer-architecture are comparing it to the libraries listed below
Sorting:
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆108Updated last year
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆211Updated 4 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Updated 2 months ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆26Updated 4 years ago
- Building a busybox based RiscV 64-bit GNU/Linux system from scratch☆52Updated 6 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- Repository for Hornet RISC-V Core☆18Updated 3 years ago
- This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela…☆51Updated 2 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Updated last year
- ☆106Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆154Updated 2 years ago
- A reference book on System-on-Chip Design☆36Updated 3 months ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆23Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated this week
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆14Updated 3 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆149Updated 4 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- SystemVerilog Tutorial☆176Updated this week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- RISC V core implementation using Verilog.☆27Updated 4 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Updated 3 years ago
- Basic RISC-V Test SoC☆146Updated 6 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆67Updated 3 years ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆26Updated 6 years ago