mbaykenar / computer-architecture
This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V assembly codes and Verilog codes related to the course
☆15Updated last year
Alternatives and similar repositories for computer-architecture:
Users that are interested in computer-architecture are comparing it to the libraries listed below
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆204Updated 3 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Updated 2 years ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆150Updated last year
- This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela…☆49Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆98Updated 10 months ago
- Building a busybox based RiscV 64-bit GNU/Linux system from scratch☆50Updated 5 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆23Updated 2 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆33Updated 2 weeks ago
- KASIRGA-GUN | RV32IMCX☆12Updated 8 months ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆26Updated 3 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆14Updated last year
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated last year
- Repository for Hornet RISC-V Core☆18Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- Lecture about FIR filter on an FPGA☆12Updated 11 months ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆68Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆80Updated this week
- Basic RISC-V Test SoC☆121Updated 6 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆13Updated 5 months ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆59Updated 3 years ago
- You can find the documents, assignments and projects of some of the courses given in Electronics and Communication engineering at Istanbu…☆61Updated 9 months ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆128Updated 3 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- SystemVerilog Tutorial☆138Updated last month
- ☆27Updated last year
- A 5 stage-pipeline RV32I implementation in VHDL☆21Updated 5 years ago