This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V assembly codes and Verilog codes related to the course
☆19Jun 20, 2023Updated 3 years ago
Alternatives and similar repositories for computer-architecture
Users that are interested in computer-architecture are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆27Feb 15, 2016Updated 10 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- ☆20Oct 14, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Creating a public prototype of the "SWR-mouse" antenna analyzer PCB compatible with the G403 (Gainta Industries) ready-made case.☆20Oct 15, 2020Updated 5 years ago
- For use of MPU6050 and HMC5883L together in GY-86 Module. The code was written for STM32 operation using the HAL driver in I2C communicat…☆13Oct 6, 2023Updated 2 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- VHDL Implementation☆15Oct 9, 2014Updated 11 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- An STM32 HAL library for the BMP180 temperature/pressure sensor.☆18May 12, 2021Updated 5 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- ☆22May 22, 2025Updated last year
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆18Jan 16, 2025Updated last year
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆15Jul 24, 2022Updated 3 years ago
- ☆11Dec 12, 2021Updated 4 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Simple Python/C++ based program made to plot simple digital signal encodings like NRZ-L, NRZ-I, RZ, Bipolar, Manchester and Differential…☆10Dec 6, 2021Updated 4 years ago
- This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela…☆53Apr 5, 2023Updated 3 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆14Aug 24, 2023Updated 2 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆13Feb 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated last week
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 6 months ago
- A minimal imgui project template☆10Feb 6, 2023Updated 3 years ago
- gCaliper is a screen caliper to measure pixel distances, even with variable rotation.☆22Nov 30, 2025Updated 7 months ago
- This is workspace used in the the course "Building a bot in from scratch in ROS "☆23Apr 28, 2022Updated 4 years ago
- The ROS part of the "simulation" package.☆14Oct 30, 2023Updated 2 years ago
- A probabilistic data structure implemented in python☆12Nov 20, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 19, 2026Updated 2 weeks ago
- ☆11Jun 29, 2018Updated 8 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆19Jan 12, 2023Updated 3 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated 2 years ago
- BMI160 6 DoF IMU Library for STM32 and addition of Complementary Filter☆23Aug 28, 2022Updated 3 years ago
- Official project website for the AAAI 2022 paper "Stereo Neural Vernier Caliper"☆17Feb 26, 2023Updated 3 years ago
- Buddy allocator, forked from the toyos repository.☆15Jul 25, 2021Updated 4 years ago