koraykarakurt / FPGA-from-Zero-to-HeroLinks
Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)
☆34Updated 2 months ago
Alternatives and similar repositories for FPGA-from-Zero-to-Hero
Users that are interested in FPGA-from-Zero-to-Hero are comparing it to the libraries listed below
Sorting:
- 64-bit RISC-V processor☆16Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆103Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- Trying to get a new skill☆24Updated 5 months ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆16Updated 2 years ago
- SystemVerilog Tutorial☆153Updated last month
- This repo provide an index of VLSI content creators and their materials☆150Updated 10 months ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated last month
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆135Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated 10 months ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆171Updated last week
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- ☆41Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- ☆10Updated last year
- UART implementation using verilog☆20Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆23Updated last year
- ☆12Updated 2 months ago
- ☆17Updated last month
- ☆12Updated 2 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year