koraykarakurt / FPGA-from-Zero-to-Hero
Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)
☆27Updated this week
Alternatives and similar repositories for FPGA-from-Zero-to-Hero:
Users that are interested in FPGA-from-Zero-to-Hero are comparing it to the libraries listed below
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆98Updated 8 months ago
- 64-bit RISC-V processor☆14Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆16Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆158Updated this week
- Trying to get a new skill☆21Updated 2 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆124Updated 3 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Updated last year
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆35Updated 4 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated 6 months ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆14Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆149Updated 3 months ago
- This repo provide an index of VLSI content creators and their materials☆144Updated 6 months ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆58Updated 3 years ago
- ☆87Updated last year
- opensource EDA tool flor VLSI design☆32Updated last year
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆14Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆34Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆108Updated last year
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- Verilog HDL files☆125Updated 9 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- SystemVerilog Tutorial☆132Updated this week
- ☆122Updated 2 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆57Updated 4 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆231Updated 7 months ago
- VHDL course at Brno University of Technology☆104Updated this week
- Lecture about FIR filter on an FPGA☆11Updated 9 months ago
- FPGA Logic Analyzer and GUI☆117Updated 2 years ago