alberto-grl / 1bitSDR
Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
☆105Updated 4 years ago
Alternatives and similar repositories for 1bitSDR:
Users that are interested in 1bitSDR are comparing it to the libraries listed below
- FPGA based transmitter☆92Updated 7 years ago
- AD9361 based USB3 SDR☆101Updated 7 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆97Updated 5 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆85Updated 2 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆45Updated 8 years ago
- RTL implementation of components for DVB-S2☆114Updated last year
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆103Updated 3 years ago
- LiteX based M2 SDR FPGA board.☆94Updated this week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆110Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆59Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated last week
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆79Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆79Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- ☆45Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆105Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆81Updated 2 years ago
- 0 - 32 MHz full spectrum and SDR Receiver with a very cheap FPGA board☆24Updated 6 months ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆80Updated 7 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆145Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆111Updated 3 years ago
- ☆41Updated last year
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Prototype time domain reflectometer/sampling oscilloscope☆50Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆61Updated 2 years ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆13Updated last year
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆53Updated 8 months ago