hankshyu / Digital-DesignLinks
Hardware Description Language on FPGA
☆9Updated last year
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below
Sorting:
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆126Updated 11 months ago
- Computer-Aided VLSI System Design☆20Updated 9 months ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆182Updated 2 years ago
- IC Contest☆38Updated 2 years ago
- ☆13Updated 4 years ago
- ☆38Updated 2 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆89Updated 4 months ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- ☆37Updated 2 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆30Updated 2 years ago
- 交通大學iclab 2023 fall☆33Updated 9 months ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆32Updated last year
- IC-contest 2012~2024☆19Updated last year
- 伴伴學 RISC-V RV32I Architecture CPU☆30Updated 2 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 3 years ago
- ☆10Updated last year
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- a verilog snake game program☆10Updated 2 years ago
- IC implementation of TPU☆128Updated 5 years ago
- ☆12Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆132Updated 5 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆30Updated 10 months ago
- ☆31Updated 4 months ago
- grayscale conversion system and simple convolution system☆8Updated 3 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆195Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 8 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆54Updated last year
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆136Updated 3 years ago