hankshyu / Digital-DesignLinks
Hardware Description Language on FPGA
☆10Updated 2 years ago
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below
Sorting:
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆146Updated last year
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- Computer-Aided VLSI System Design☆23Updated last year
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆190Updated 2 years ago
- ☆39Updated 2 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆108Updated 7 months ago
- IC Contest☆41Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- ☆14Updated 4 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- ☆42Updated 2 years ago
- 交通大學iclab 2023 fall☆42Updated last year
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆34Updated 2 years ago
- 陽明交通大學/台灣大學 修課心得😀☆13Updated last year
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆30Updated 2 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- ☆10Updated last year
- Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring☆19Updated 7 years ago
- a verilog snake game program☆10Updated 3 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 4 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆21Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆32Updated 6 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ☆15Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Updated last year
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆37Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆97Updated 4 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆53Updated 8 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆54Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago