Alternatives and similar repositories for SnakeGame:

Users that are interested in SnakeGame are comparing it to the libraries listed below

• hankshyu / RISC-V_MAC
  MAC system with IEEE754 compatibility
  ☆12Updated last year
• hankshyu / Digital-Design
  Hardware Description Language on FPGA
  ☆9Updated last year
• hankshyu / TaskScheduler
  a hardware task scheduler design
  ☆9Updated 2 years ago
• hankshyu / NYCU-NTU-Course-Archive
  陽明交通大學/台灣大學 修課心得😀
  ☆9Updated 9 months ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆11Updated 3 years ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆114Updated 7 months ago
• reglin2000 / NCTU-ICLAB-2021-FALL
  ☆11Updated 3 years ago
• bol-edu / caravel-soc_fpga-lab
  ☆17Updated 2 weeks ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆18Updated last year
• max410011 / IC-Contest
  ☆15Updated 2 years ago
• karribharathi / 100-Days-of-RTL
  ☆16Updated last year
• zxc31070109 / ICLAB2022FALL
  國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授
  ☆13Updated 2 years ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 6 years ago
• derek8955 / ic_contest
  IC Contest
  ☆35Updated 2 years ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆18Updated 6 months ago
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆28Updated 6 months ago
• sure-trust / VLSI-Project-AXI-to-APB-Bridge
  ☆17Updated last year
• IEEE-NITK / VLSI_design-of-RISC
  IEEE Executive project for the year 2021-2022
  ☆9Updated 2 years ago
• ishfaqahmed29 / FIFO_UVM_Verification
  Synchronous FIFO Testbench
  ☆10Updated 3 years ago
• shubhi704 / APB-Protocol
  ☆43Updated 3 years ago
• Artityagi123456789 / -100dasofSystemVerilog
  System Verilog using Functional Verification
  ☆10Updated last year
• MahmouodMagdi / Clock-Domain-Crossing-Synchronizers
  Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…
  ☆58Updated last year
• JonathanJing / Asynchronous-FIFO
  Asynchronous fifo in verilog
  ☆33Updated 9 years ago
• vritrv / ROUTER-1X3-RTL-DESIGN
  Architectural design of data router in verilog
  ☆29Updated 5 years ago
• seonskim / verilog_axi-interconnect
  AXI Interconnect
  ☆47Updated 3 years ago
• pareddy113 / Design-of-various-multiplier-Array-Booth-Wallace-
  ☆21Updated last year
• NCTUTHEBEST / ICLAB_2023_FALL
  紀錄一下自己寫過的所有Lab
  ☆30Updated last year
• ShashankSirohiya / 100DaysOfRtl
  I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.
  ☆23Updated last year
• prajwalgekkouga / AHB-to-APB-Bridge
  The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…
  ☆58Updated 2 years ago
• Vidhi24-hub / 100daysofrtl
  ☆16Updated last year