hankshyu / SnakeGameLinks
a verilog snake game program
☆10Updated 2 years ago
Alternatives and similar repositories for SnakeGame
Users that are interested in SnakeGame are comparing it to the libraries listed below
Sorting:
- Hardware Description Language on FPGA☆9Updated last year
- 交通大學iclab 2023 fall☆31Updated 8 months ago
- ☆12Updated 3 years ago
- ☆9Updated last year
- 交大電子所-積體電路實驗設計-李鎮宜教授☆10Updated 10 months ago
- IC Contest☆36Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Updated last year
- ☆13Updated 4 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆123Updated 10 months ago
- 陽明交通大學/台灣大學 修課心得😀☆10Updated last year
- 紀錄一下自己寫過的所有Lab☆32Updated last year
- [NYCU 2021 Spring] Digital Circuits and Systems☆18Updated last year
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- Computer-Aided VLSI System Design☆20Updated 8 months ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- IC-contest 2012~2024☆17Updated last year
- ☆26Updated 7 months ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆183Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆191Updated last year
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆260Updated 9 months ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- ☆188Updated 2 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆87Updated 3 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆22Updated last week
- Pipeline FFT Implementation in Verilog HDL☆122Updated 6 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- ☆24Updated 5 months ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆182Updated last year