joeferner / fpga-spi
Simple SPI interface for FPGAs
☆13Updated 11 years ago
Alternatives and similar repositories for fpga-spi:
Users that are interested in fpga-spi are comparing it to the libraries listed below
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated last year
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆24Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- PMOD boards for ULX3S☆43Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- FPGA dev board based on Lattice iCE40 8k☆67Updated 4 years ago
- ☆37Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Nitro USB FPGA core☆84Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- A 5$ Xilinx ZYNQ development board.☆25Updated 2 years ago
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆55Updated 6 years ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆70Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- Some resources for the ebaz4205 board☆72Updated 5 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- mystorm sram test☆27Updated 7 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆14Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14Updated 5 years ago
- USB Full Speed PHY☆44Updated 5 years ago