joeferner / fpga-spiLinks
Simple SPI interface for FPGAs
☆13Updated 11 years ago
Alternatives and similar repositories for fpga-spi
Users that are interested in fpga-spi are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- Portable HyperRAM controller☆55Updated 5 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- ice40 UltraPlus demos☆23Updated 4 years ago
- mystorm sram test☆27Updated 7 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 8 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated last year
- FPGA dev board based on Lattice iCE40 8k☆67Updated 4 years ago
- PMOD boards for ULX3S☆43Updated last year
- FPGA development board made with KiCAD☆109Updated last year
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- simple hyperram controller☆11Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago