ekigwana / adi_dmac_iio_clientLinks
Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
☆15Updated 3 years ago
Alternatives and similar repositories for adi_dmac_iio_client
Users that are interested in adi_dmac_iio_client are comparing it to the libraries listed below
Sorting:
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆42Updated last week
- The USRP™ Hardware Driver FPGA Repository☆291Updated 3 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆91Updated 2 weeks ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆184Updated last week
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆54Updated 5 months ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆209Updated 2 months ago
- Yocto Project BSPs for Ettus Products☆35Updated 5 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 3 months ago
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆295Updated last week
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆109Updated last year
- IIO blocks for GNU Radio☆102Updated 2 years ago
- ANTSDR Firmware☆137Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆423Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆76Updated 4 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆208Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆72Updated 2 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆104Updated 5 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆22Updated 7 months ago
- Linux Driver for the Zynq FPGA DMA engine☆89Updated 10 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆242Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- SDK for FPGA / Linux Instruments☆102Updated last week
- A collection of demonstration digital filters☆154Updated last year