Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
☆17Mar 10, 2022Updated 4 years ago
Alternatives and similar repositories for adi_dmac_iio_client
Users that are interested in adi_dmac_iio_client are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆58Feb 13, 2025Updated last year
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆105Jul 21, 2018Updated 7 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)☆16Jul 4, 2019Updated 6 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 2 months ago
- Small code examples using AFF3CT as a library.☆17Jan 15, 2026Updated 3 months ago
- Docker image for GNU Radio with ADALM-PLUTO SDR☆21Nov 10, 2018Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆537Jan 12, 2023Updated 3 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Yocto/OpenEmbedded layer showing example recipe☆18Oct 11, 2018Updated 7 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆33Feb 22, 2019Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆30Jan 24, 2025Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- ☆11May 27, 2014Updated 11 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- OpenEmbedded layer for scipy (ARCHIVED)☆18Jul 16, 2021Updated 4 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Basic RISC-V CPU implementation in VHDL.☆174Sep 13, 2020Updated 5 years ago
- ☆17Sep 5, 2025Updated 8 months ago
- Linux I2C Legacy Library☆16May 1, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The codes for the paper "Channel Estimation in Broadband Millimeter Wave MIMO Systems with Few-Bit ADCs"☆13Jun 10, 2019Updated 6 years ago
- A MATLAB toolbox for simulating multi-channel communications.☆16Jun 4, 2025Updated 11 months ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆38Oct 25, 2023Updated 2 years ago
- ☆26Feb 8, 2022Updated 4 years ago
- QPSK-Modem☆11Oct 7, 2012Updated 13 years ago
- A simple DSP library and command-line tool for Software Defined Radio.☆15Updated this week
- PDP-11 Disassembler☆16Dec 23, 2019Updated 6 years ago