Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
☆17Mar 10, 2022Updated 4 years ago
Alternatives and similar repositories for adi_dmac_iio_client
Users that are interested in adi_dmac_iio_client are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆57Feb 13, 2025Updated last year
- Json to protocol buffers proto file and pb msg object☆10Aug 19, 2013Updated 12 years ago
- Linux-3.14 kernel for RZ/A1☆10Oct 17, 2018Updated 7 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆105Jul 21, 2018Updated 7 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)☆16Jul 4, 2019Updated 6 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 4 months ago
- Das U-Boot Bootloader☆10Dec 7, 2016Updated 9 years ago
- Small code examples using AFF3CT as a library.☆18Jan 15, 2026Updated 5 months ago
- Docker image for GNU Radio with ADALM-PLUTO SDR☆21Nov 10, 2018Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Open-source 802.11a WLAN PHY☆66Apr 13, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- AHOY-DTU (https://github.com/grindylow/ahoy) delivers power metrics from inverter via MQTT to ioBroker. Your ioBroker writes this data to…☆24Mar 5, 2025Updated last year
- Script automation for creating canonical GNU Radio docker images☆22Jun 2, 2026Updated 2 weeks ago
- A simple example showing how to make a Matlab mex-function with Rust.☆17Apr 26, 2022Updated 4 years ago
- Some boost::msm and boost::sml examples☆26Feb 20, 2017Updated 9 years ago
- HDLC - Open. Small C++ library for creating, serialising and decoding HDLC frames.☆16Mar 14, 2022Updated 4 years ago
- Linux Kernel☆14Oct 27, 2017Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆541Jan 12, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A work in progress to implement the code from OpenCL in Action by Matthew Scarpino in pyopencl☆27Nov 21, 2018Updated 7 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- Yocto/OpenEmbedded layer showing example recipe☆18Oct 11, 2018Updated 7 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆33Feb 22, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A header-only C++11 framing protocol optimized for embedded communication☆27Jul 16, 2025Updated 11 months ago
- rh.VITA49 shared library☆20Jan 27, 2023Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Firmware binaries for Microchip ATWILC Wireless Devices (ATWILC1000 & ATWILC3000)☆16Feb 23, 2026Updated 3 months ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆32Jan 24, 2025Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 5 years ago