Alternatives and similar repositories for adi_dmac_iio_client:

Users that are interested in adi_dmac_iio_client are comparing it to the libraries listed below

• analogdevicesinc / libad9361-iio
  IIO AD9361 library for filter design and handling, multi-chip sync, etc.
  ☆85Updated 4 months ago
• jacobfeder / axisfifo
  Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP
  ☆52Updated last month
• analogdevicesinc / meta-adi
  This is the Analog Devices Inc. Yocto/OpenEmbedded layer
  ☆39Updated 2 weeks ago
• OpenResearchInstitute / dvb_fpga
  RTL implementation of components for DVB-S2
  ☆115Updated last year
• EttusResearch / meta-ettus
  Yocto Project BSPs for Ettus Products
  ☆32Updated 2 months ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆100Updated last year
• analogdevicesinc / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆16Updated 3 months ago
• analogdevicesinc / gr-iio
  IIO blocks for GNU Radio
  ☆99Updated last year
• daveshah1 / RFToolSDR
  AD9361 based USB3 SDR
  ☆102Updated 7 years ago
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆95Updated 9 months ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆46Updated last year
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆60Updated last week
• catkira / complex_multiplier
  HDL code for a complex multiplier with AXI stream Interface
  ☆13Updated last year
• pothosware / PothosZynq
  DMA source and sink blocks for Xilinx Zynq FPGAs
  ☆22Updated 4 years ago
• MorrisMA / 1PPS-DPLL
  DPLL for phase-locking to 1PPS signal
  ☆31Updated 8 years ago
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆282Updated 3 years ago
• mattzgto / bladerf-dvbs2
  16-APSK DVB-S2 Transmitter for BladeRF
  ☆20Updated 2 years ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆206Updated last year
• srsran / zynq_timestamping
  Open source Zynq timestamping implementation from Software Radio Systems (SRS)
  ☆68Updated 2 years ago
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆34Updated 10 months ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆88Updated 6 years ago
• EttusResearch / rfnoc-pfb-channelizer
  RFNoC out-of-tree module for a channelizer
  ☆15Updated 7 years ago
• OpenDGPS / zynq-axi-dma-sg
  Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020
  ☆54Updated 7 years ago
• analogdevicesinc / pyadi-iio
  Python interfaces for ADI hardware with IIO drivers (aka peyote)
  ☆166Updated this week
• bmartini / zynq-xdma
  Linux Driver for the Zynq FPGA DMA engine
  ☆87Updated 10 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆112Updated 4 years ago
• sdrforengineers / LabGuides
  Labs for SDR for Engineers textbook
  ☆42Updated 3 years ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆76Updated 9 months ago
• MicroPhase / antsdr_standalone
  Standalone application based on ADI hdl and no_OS for ANTSDR.
  ☆21Updated this week
• MicroPhase / antsdr-fw
  ANTSDR Firmware
  ☆135Updated 2 years ago