Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
☆17Mar 10, 2022Updated 4 years ago
Alternatives and similar repositories for adi_dmac_iio_client
Users that are interested in adi_dmac_iio_client are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆57Feb 13, 2025Updated last year
- ☆21Dec 9, 2018Updated 7 years ago
- Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)☆16Jul 4, 2019Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 4 months ago
- Das U-Boot Bootloader☆10Dec 7, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆546Jan 12, 2023Updated 3 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆33Feb 22, 2019Updated 7 years ago
- rh.VITA49 shared library☆20Jan 27, 2023Updated 3 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆32Jan 24, 2025Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- ☆11May 27, 2014Updated 12 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A PF_NETLINK implementation for Boost☆11Nov 29, 2012Updated 13 years ago
- OpenEmbedded layer for scipy (ARCHIVED)☆18Jul 16, 2021Updated 4 years ago
- Collection of hardware description languages writings and code snippets☆30Jan 29, 2015Updated 11 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Basic RISC-V CPU implementation in VHDL.☆178Sep 13, 2020Updated 5 years ago
- ☆17Sep 5, 2025Updated 10 months ago
- Linux I2C Legacy Library☆16May 1, 2019Updated 7 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆14Mar 30, 2026Updated 3 months ago
- The codes for the paper "Channel Estimation in Broadband Millimeter Wave MIMO Systems with Few-Bit ADCs"☆12Jun 10, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A MATLAB toolbox for simulating multi-channel communications.☆16Jun 4, 2025Updated last year
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆38Oct 25, 2023Updated 2 years ago
- ☆26Feb 8, 2022Updated 4 years ago
- QPSK-Modem☆11Oct 7, 2012Updated 13 years ago
- A simple DSP library and command-line tool for Software Defined Radio.☆16May 3, 2026Updated 2 months ago
- PDP-11 Disassembler☆16Dec 23, 2019Updated 6 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Oct 5, 2020Updated 5 years ago