Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
☆17Mar 10, 2022Updated 4 years ago
Alternatives and similar repositories for adi_dmac_iio_client
Users that are interested in adi_dmac_iio_client are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆57Feb 13, 2025Updated last year
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆105Jul 21, 2018Updated 7 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)☆16Jul 4, 2019Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Das U-Boot Bootloader☆10Dec 7, 2016Updated 9 years ago
- Small code examples using AFF3CT as a library.☆17Jan 15, 2026Updated 4 months ago
- Docker image for GNU Radio with ADALM-PLUTO SDR☆21Nov 10, 2018Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Open-source 802.11a WLAN PHY☆66Apr 13, 2026Updated last month
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- Script automation for creating canonical GNU Radio docker images☆20Updated this week
- A simple example showing how to make a Matlab mex-function with Rust.☆17Apr 26, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HDLC - Open. Small C++ library for creating, serialising and decoding HDLC frames.☆16Mar 14, 2022Updated 4 years ago
- Linux Kernel☆14Oct 27, 2017Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆538Jan 12, 2023Updated 3 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- Yocto/OpenEmbedded layer showing example recipe☆18Oct 11, 2018Updated 7 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆33Feb 22, 2019Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- A header-only C++11 framing protocol optimized for embedded communication☆26Jul 16, 2025Updated 10 months ago
- Firmware binaries for Microchip ATWILC Wireless Devices (ATWILC1000 & ATWILC3000)☆16Feb 23, 2026Updated 3 months ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆31Jan 24, 2025Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- ☆11May 27, 2014Updated 12 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenEmbedded layer for scipy (ARCHIVED)☆18Jul 16, 2021Updated 4 years ago
- Collection of hardware description languages writings and code snippets☆29Jan 29, 2015Updated 11 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- A gui program to make basic configuration needed to set up pci passtrough.☆24May 14, 2026Updated 2 weeks ago
- Basic RISC-V CPU implementation in VHDL.☆176Sep 13, 2020Updated 5 years ago
- ☆17Sep 5, 2025Updated 8 months ago
- Linux I2C Legacy Library☆16May 1, 2019Updated 7 years ago