ekigwana / adi_dmac_iio_client
Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
☆13Updated 2 years ago
Related projects: ⓘ
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆48Updated 2 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆35Updated 4 months ago
- Yocto Project BSPs for Ettus Products☆30Updated 2 months ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆76Updated last month
- RTL implementation of components for DVB-S2☆106Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆88Updated last year
- IIO blocks for GNU Radio☆94Updated last year
- AD9361 based USB3 SDR☆94Updated 6 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆50Updated 7 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆57Updated last year
- An OpenEmbedded layer for people working on Software Defined Radio☆45Updated last month
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- MATLAB toolbox for ADI transceiver products☆56Updated this week
- ☆26Updated 7 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆75Updated last year
- pynq framework for antsdr☆32Updated 3 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆186Updated last year
- DPLL for phase-locking to 1PPS signal☆25Updated 8 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 6 years ago
- ANTSDR Firmware☆125Updated last year
- 16-APSK DVB-S2 Transmitter for BladeRF☆20Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆84Updated 2 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- Small scripts and examples to make interacting with the PlutoSDR easier☆77Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆48Updated 2 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆14Updated 3 months ago
- SDK for FPGA / Linux Instruments☆100Updated last week
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆16Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆69Updated 2 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆102Updated 3 years ago