Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
☆17Mar 10, 2022Updated 4 years ago
Alternatives and similar repositories for adi_dmac_iio_client
Users that are interested in adi_dmac_iio_client are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆60Feb 13, 2025Updated last year
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆108Jul 21, 2018Updated 8 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆15Mar 28, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 6 years ago
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- Das U-Boot Bootloader☆10Dec 7, 2016Updated 9 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- ☆14Mar 12, 2019Updated 7 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- Open-source 802.11a WLAN PHY☆66Apr 13, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Small code examples using AFF3CT as a library.☆19Updated this week
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- Linux Kernel☆14Oct 27, 2017Updated 9 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆28Updated this week
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 10 years ago
- general-cores☆21Jul 16, 2025Updated last year
- An ultra-compact, open-source CW keyer for ATtiny45/85 chips, offering iambic keying, memories, and advanced Morse features with minimal …☆17Feb 16, 2018Updated 8 years ago
- A simple, high speed message queue with optional message durability☆10Jun 12, 2013Updated 13 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- DUC-DDC Трансивер Wolf-Lite☆42May 18, 2022Updated 4 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago
- A Motorola 68000 Computer☆24Jun 1, 2019Updated 7 years ago
- Firmware binaries for Microchip ATWILC Wireless Devices (ATWILC1000 & ATWILC3000)☆16Oct 26, 2026Updated last week
- Rust implementation of DVB-GSE☆30Sep 7, 2026Updated last month
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- Yocto/OpenEmbedded layer showing example recipe☆18Oct 11, 2018Updated 8 years ago
- ☆10Sep 26, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆27Jul 16, 2017Updated 9 years ago
- ☆31May 11, 2021Updated 5 years ago
- An 8b10b decoder and encoder in logic in VHDL☆28Apr 12, 2021Updated 5 years ago
- java recipe ported over for oe-core and meta-openembedded☆16Jan 13, 2016Updated 10 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Performance-enhanced GNURadio blocks (2nd/4th Order Costas Loops, AGC, Filters)☆39Mar 25, 2022Updated 4 years ago