ekigwana / adi_dmac_iio_client
Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
☆14Updated 2 years ago
Alternatives and similar repositories for adi_dmac_iio_client:
Users that are interested in adi_dmac_iio_client are comparing it to the libraries listed below
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆39Updated 3 weeks ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆51Updated last week
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆83Updated 2 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- RTL implementation of components for DVB-S2☆113Updated last year
- AD9361 based USB3 SDR☆101Updated 7 years ago
- MATLAB toolbox for ADI transceiver products☆59Updated 2 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Yocto Project BSPs for Ettus Products☆32Updated 3 weeks ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆71Updated 7 months ago
- The USRP™ Hardware Driver FPGA Repository☆276Updated 3 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆64Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆81Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆29Updated 8 years ago
- ANTSDR Firmware☆135Updated last year
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- Linux Driver for the Zynq FPGA DMA engine☆87Updated 10 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆93Updated 8 months ago
- IIO blocks for GNU Radio☆99Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆60Updated this week
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆52Updated 3 weeks ago
- pynq framework for antsdr☆34Updated 8 months ago