web版本的SPICE电路仿真平台
☆31Apr 3, 2021Updated 5 years ago
Alternatives and similar repositories for CZ_OpenSpice
Users that are interested in CZ_OpenSpice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Light C++11 graph library☆13Sep 16, 2021Updated 4 years ago
- ☆11Apr 8, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MentorGraphics KeyGen & Patch Tool☆17Feb 18, 2022Updated 4 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆25Oct 17, 2016Updated 9 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Web app to design circuit schematics.☆20Jul 14, 2017Updated 8 years ago
- r2live Chinese comments（r2live中文注释）☆14Mar 10, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Powercrust algorithm: from points to a surface mesh and an approximate medial axis☆12Mar 13, 2015Updated 11 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- In efforts to solve a dynamic travelling salesman problem☆10Sep 14, 2019Updated 6 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- Python code for interactive parallel coordinates visualization on jupyter notebook.☆12Sep 8, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 组态编辑器☆10Jun 13, 2018Updated 8 years ago
- Basic LLVM passes☆17Oct 7, 2018Updated 7 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- ☆16May 25, 2026Updated last month
- Implementation of our paper "Global Localization in Large-scale Point Clouds via Roll-pitch-yaw Invariant Place Recognition and Low-overl…☆10Nov 25, 2023Updated 2 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- go-iec104☆15Oct 9, 2020Updated 5 years ago
- riscv-linux musl gcc toolchain bootstrap scripts☆18Feb 16, 2021Updated 5 years ago
- Schedule for ArtOfSAT☆11Oct 11, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- kMVX: Detecting Kernel Information Leaks with Multi-variant Execution☆23Aug 30, 2019Updated 6 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- ☆17Jan 10, 2025Updated last year
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- A Unified Benchmark Environment for Autonomous Flying Robots☆14Jul 12, 2024Updated last year
- Hardware Description Language Translator☆17Jun 9, 2026Updated 3 weeks ago