This is a 8-bit datapath hardware implementation of AES.
☆11Jun 23, 2017Updated 9 years ago
Alternatives and similar repositories for 8bit_datapath_AES
Users that are interested in 8bit_datapath_AES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The source codes of the SWAN cipher☆11Oct 5, 2019Updated 7 years ago
- A Python implementation of the non_iid tests in SP800-90B.☆13Aug 2, 2021Updated 5 years ago
- Hardware for the Breaking Bitcoin Board☆13Jul 30, 2017Updated 9 years ago
- Code accompanying the paper "Faster multiplication in Z2m[x] on Cortex-M4 to speed up NIST PQC candidates"☆11Feb 2, 2023Updated 3 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An implementation of Bai-Wu's white-box SM4.☆12Mar 4, 2021Updated 5 years ago
- PowerSensor is a low-cost, custom-built device that measures the instantaneous power consumption of GPUs and other devices at a high time…☆11Jul 20, 2026Updated 3 months ago
- VGP (Very Good Privacy) E2E Encryption Library☆11Jan 29, 2021Updated 5 years ago
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆18Nov 19, 2025Updated 11 months ago
- ☆13Nov 2, 2023Updated 3 years ago
- Hulk is able to bruteforce missing bytes after a DCA attack on AES with his special ability of AES-NI☆13Mar 20, 2019Updated 7 years ago
- A Dataset for Segmenting and Attacking Obfuscated Power Traces in Side-Channel Analysis☆13Jul 14, 2025Updated last year
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- [ECCV 2026 Spotlight] InSpace: Structure-Aware 3D Indoor Scene Generation from a Single 360° Image☆23Sep 29, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Introduction about SIMD instructions. Mainly about SSE and AVX.☆13Mar 13, 2018Updated 8 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- Tornado is a compiler producing masked bitsliced implementations proven secure in the bit/register probing model☆20Mar 14, 2021Updated 5 years ago
- ☆12Jan 13, 2022Updated 4 years ago
- High-Speed Hardware Architecture for Falcon Signature Generation Algorithm☆15Feb 27, 2025Updated last year
- ☆15Oct 31, 2021Updated 5 years ago
- Unique identification of 50,000+ virtual reality users from their head and hand motion data☆15May 14, 2023Updated 3 years ago
- ☆14Feb 8, 2022Updated 4 years ago
- A CUDA implementation of SM4-GCM algorithm☆12May 30, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Location Privacy Meter: A tool to model human mobility and quantify location privacy☆17May 25, 2021Updated 5 years ago
- ☆12Jul 6, 2023Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆18Oct 25, 2017Updated 9 years ago
- Camellia cipher SIMD vector implementations for x86 (with AES-NI, VAES and/or GFNI instructions), ARM (with ARMv8 Crypto Extension instru…☆20Jan 1, 2026Updated 10 months ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Provides common files for instances of mupq, e.g., for pqm4 and pqriscv☆15Oct 23, 2026Updated last week
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- https://github.com/scnucrypto/WBMatrix☆21Sep 29, 2021Updated 5 years ago
- ☆16May 8, 2018Updated 8 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago