parthpower / aes-fpgaView external linksLinks
AES implementation on FPGA
☆13Apr 17, 2016Updated 9 years ago
Alternatives and similar repositories for aes-fpga
Users that are interested in aes-fpga are comparing it to the libraries listed below
Sorting:
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 5 years ago
- The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element appl…☆10Aug 22, 2016Updated 9 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Write ups for DRDO CTF☆10Jan 13, 2018Updated 8 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- libsshqt, The libssh Qt Wrapper☆11Nov 3, 2013Updated 12 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- Samples project for H7PI，run on qspi flash☆12Mar 14, 2020Updated 5 years ago
- fork from http://icmpshell.sourceforge.net☆15Nov 26, 2015Updated 10 years ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated 7 months ago
- Single giant repo for fixes to broken stuff on the Custom Firmware☆16Oct 19, 2018Updated 7 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- A web experiment to see how well you can estimate a minute. Compare yourself against 140k+ attempts☆13Apr 12, 2025Updated 10 months ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- Powershell script to switch between logged in battlenet accounts☆10Sep 8, 2018Updated 7 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 10 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 7 years ago
- This repository is a mirror of https://git.openwrt.org/openwrt/openwrt.git It is for reference only and is not active for check-ins or fo…☆12Nov 25, 2019Updated 6 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 8 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆414Dec 29, 2025Updated last month
- Windows注入内核感染导入表注入X64☆13Oct 20, 2018Updated 7 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Firmware flashing tool for Allwinner Soc chip under Windows☆18Jun 24, 2019Updated 6 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- "Geometry has two great treasures; one is the Theorem of Pythagoras; the other, the division of a line into extreme and mean ratio. The f…☆19Nov 6, 2019Updated 6 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- GNSS codes and signal generation for VHDL. GPS (L1 C/A, L5), Galileo (E1OS, E5). Includes Xilinx ISE testbench and wave configuration fil…☆17Jan 3, 2018Updated 8 years ago