doonny / Embedded-Neural-Network

Related projects: ⓘ

• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• cornell-zhang / facedetect-fpga
  ☆43Updated 4 years ago
• xiangze / CNN_FPGA
  verilog CNN generator for FPGA
  ☆32Updated 3 years ago
• lankas / SqueezeNet
  ☆39Updated 7 years ago
• b9515308 / ZCU102_YOLO
  ☆15Updated this week
• wanganran / XNORNet4FPGA
  XNOR-Net inference on low-power IGLOO FPGA using Chisel
  ☆9Updated 7 years ago
• mlzxy / VCNN
  ☆10Updated 8 years ago
• jongse-park / dnnweaver2.drone
  ☆23Updated this week
• nlbutts / tflite_zynq
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Updated 6 years ago
• phdegen / object_detection_on_zynq_mpsoc
  ☆19Updated 7 years ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆66Updated 4 years ago
• ztgao / ConvNN_FPGA_Accelerator
  ☆13Updated 8 years ago
• Xingxiangrui / MTCNN_with_HLS_On_FPGA
  MTCNN with convolution reprogramed in c
  ☆14Updated 5 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆86Updated 5 years ago
• g0kul / vcnn
  Verilog Convolutional Neural Network on PYNQ
  ☆27Updated 6 years ago
• valar1234 / SDAI
  An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
  ☆15Updated 7 years ago
• amohant4 / HLS_for_CNN
  This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
  ☆13Updated 6 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆26Updated 4 years ago
• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 6 years ago
• heya5 / ZYNQ_Linux_CNN
  This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…
  ☆12Updated 6 years ago
• icubecorp / nvdla_compiler
  ☆21Updated 5 years ago
• Caiyujie007 / OpenVPU
  This is an open CNN accelerator for everyone to use
  ☆14Updated 5 years ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆21Updated 6 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆90Updated 5 years ago
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆19Updated 6 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆44Updated 6 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 6 years ago
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 3 years ago
• SCLUO / ITRI-OpenDLA
  OpenDLA for trying the demo and FPGA solution
  ☆15Updated 2 years ago
• Xilinx / SDSoC_Examples
  ☆82Updated 4 years ago