Digilent / Nexys-4-DDR-GPIO

Related projects: ⓘ

• Digilent / Nexys-4-DDR-OOB
  ☆26Updated 5 years ago
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• Digilent / Nexys4DDR
  ☆23Updated 7 years ago
• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆109Updated 4 years ago
• xupsh / pynq-supported-board-file
  ☆18Updated 5 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 2 months ago
• Digilent / Nexys-4-DDR-Keyboard
  ☆15Updated 3 years ago
• OSCPU / oscpu-framework
  ☆43Updated this week
• yusanshi / Greedy-Snake-Verilog
  Greedy Snake game on Nexys 4 DDR with Verilog.
  ☆19Updated 2 years ago
• schoeberl / chisel-empty
  An almost empty chisel project as a starting point for hardware design
  ☆28Updated last year
• yuankong11 / MIPS_CPU
  一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU
  ☆10Updated 4 years ago
• xupgit / Basys3
  XUP Basys3 Boards' LIBs and Projects
  ☆27Updated 7 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆44Updated 9 months ago
• OSCPU / chisel-playground
  ☆54Updated 2 months ago
• TYOD-SOC / RISCV-Accelerator
  ☆36Updated 5 years ago
• cebarobot / UCAS-CALab-mycpu_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
  ☆23Updated 3 years ago
• chasep255 / Nexys-4-DDR-Ethernet-Mac
  Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
  ☆28Updated 6 years ago
• RPTU-EIS / RISCV-Core
  5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany
  ☆11Updated 2 months ago
• fox6666 / RISC_V-pipeline
  基于RISC_V32I指令集架构的五级流水CPU
  ☆14Updated 4 years ago
• scutdig / PyChip-py-hcl
  A Hardware Construct Language
  ☆41Updated 2 years ago
• Boucii / RISC-V-Ladder
  An out-of-order, dual issueed RISC-V core and SOC, a working project.
  ☆11Updated last year
• OSCPU / yosys-sta
  ☆40Updated 2 months ago
• FDUCSLG / Arch-2022Spring-FDU
  ☆10Updated 2 years ago
• cassuto / yamp-32
  NSCSCC 2020 - Yet Another MIPS Processor
  ☆14Updated 3 years ago
• MorrisMA / Booth_Multipliers
  Parameterized Booth Multiplier in Verilog 2001
  ☆46Updated last year
• truecrab / VSCode_Extension_Verilog
  VSCode extension for enhancing verilog
  ☆24Updated 4 months ago
• cebarobot / UCAS-Computer-Architecture-Lab
  计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集
  ☆14Updated 3 years ago
• AmeerAbdelhadi / Multiported-RAM
  Modular Multi-ported SRAM-based Memory
  ☆27Updated 2 months ago
• 4a1c0 / RV32i-Verilog
  Simple RiscV core for academic purpose.
  ☆20Updated 4 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆10Updated 5 years ago