Alternatives and similar repositories for Nexys-4-DDR-GPIO

Users that are interested in Nexys-4-DDR-GPIO are comparing it to the libraries listed below

• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆148Updated 6 years ago
• M-HHH / HDLBits_Practice_verilog
  This is a practice of verilog coding
  ☆32Updated 6 years ago
• Digilent / Nexys-4-DDR-OOB
  ☆30Updated 6 years ago
• xupsh / Digital-Design-Lab
  ☆222Updated 4 years ago
• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆115Updated 5 years ago
• EECS150 / fpga_labs_fa22
  ☆21Updated 2 years ago
• oscourse-tsinghua / undergraduate-zwpu2019
  http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019
  ☆12Updated 6 years ago
• Xilinx / Embedded-Design-Tutorials
  ☆140Updated this week
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆148Updated 3 weeks ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆358Updated 2 years ago
• Edragon / FPGA_DOCS
  ☆133Updated 5 years ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆160Updated last year
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆66Updated 11 months ago
• whik / cortex_m3_on_xc7a100t
  ☆21Updated 3 years ago
• SI-RISCV / hbird-e-sdk
  Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
  ☆112Updated 4 years ago
• Digilent / Nexys-4-DDR-Keyboard
  ☆15Updated 4 years ago
• WangXuan95 / Zynq-Tutorial
  使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例
  ☆104Updated 10 months ago
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆164Updated 5 years ago
• Lichee-Pi / Tang_E203_Mini
  LicheeTang 蜂鸟E203 Core
  ☆197Updated 6 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆251Updated 4 years ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆84Updated 5 years ago
• Digilent / Nexys4DDR
  ☆25Updated 8 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆107Updated 2 years ago
• emwzq / example_uvm
  UVM实战随书源码
  ☆54Updated 6 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆744Updated last year
• Xilinx / PYNQ_Workshop
  ☆441Updated 11 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆151Updated 3 years ago
• ericsonj / verilog-format
  Verilog formatter
  ☆197Updated last year
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆31Updated 3 years ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆61Updated last year