Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)
☆17Nov 10, 2024Updated last year
Alternatives and similar repositories for Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM
Users that are interested in Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆22Nov 10, 2024Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆18Apr 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA based PDP-11 cpu☆19Jan 2, 2016Updated 10 years ago
- Code from the book "FreeBSD Device Drivers: A Guide for the Intrepid"☆12Oct 10, 2016Updated 9 years ago
- A near gate-level Verilog simulation of the 6502 microprocessor.☆22Dec 25, 2024Updated last year
- A Tutorial for tools developed on the DARPA CASE program☆15Oct 18, 2023Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- ☆13Jun 23, 2026Updated last month
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Lattice ice40 up5k Raspberry Pi hat designed for using the secondary memory interface (SMI)☆16Nov 11, 2020Updated 5 years ago
- ``Hello World'' for a Little-Endian OpenPower world (freestanding)☆19Oct 19, 2016Updated 9 years ago
- Solaris/PPC☆24Jun 25, 2014Updated 12 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Builds and parses PCIe Transport Layer Packets (TLPs)☆45Jul 21, 2022Updated 4 years ago
- Ms Thesis @ FEUP☆39Jul 16, 2024Updated 2 years ago
- ☆19Jun 6, 2020Updated 6 years ago
- A VM that uses LFSR instead of a normal program counter that runs Forth☆17Apr 14, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Network Development Kit (NDK) for FPGA cards with example application☆94Updated this week
- Collection of insights on playing X4: Foundations.☆22Jun 27, 2026Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 5 months ago
- Opensource embedded controller firmware for sipeed boards.☆45Feb 23, 2019Updated 7 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Advanced Encryption Standard (AES) SystemVerilog Core☆36Jan 2, 2018Updated 8 years ago
- CPPL: A Circuit Prompt Programming Language☆16May 29, 2026Updated 2 months ago
- PReP emulation on Power8☆33Nov 5, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆15Nov 19, 2025Updated 8 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆31May 12, 2021Updated 5 years ago
- Gstreamer based Edge AI reference application☆31Jun 8, 2026Updated last month