Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)
☆17Nov 10, 2024Updated last year
Alternatives and similar repositories for Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM
Users that are interested in Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 8 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- Code from the book "FreeBSD Device Drivers: A Guide for the Intrepid"☆12Oct 10, 2016Updated 9 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- A Tutorial for tools developed on the DARPA CASE program☆15Oct 18, 2023Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- ☆13Jun 23, 2026Updated last month
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- ``Hello World'' for a Little-Endian OpenPower world (freestanding)☆19Oct 19, 2016Updated 9 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Ms Thesis @ FEUP☆39Jul 16, 2024Updated 2 years ago
- ☆19Jun 6, 2020Updated 6 years ago
- Collection of insights on playing X4: Foundations.☆24Jun 27, 2026Updated last month
- Opensource embedded controller firmware for sipeed boards.☆45Feb 23, 2019Updated 7 years ago
- Without-Systemd Gentoo overlay☆17Updated this week
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- CPPL: A Circuit Prompt Programming Language☆16Updated this week
- PReP emulation on Power8☆33Nov 5, 2016Updated 9 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆50Jun 19, 2020Updated 6 years ago
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆15Nov 19, 2025Updated 8 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆31May 12, 2021Updated 5 years ago
- Gstreamer based Edge AI reference application☆31Jun 8, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆28Oct 7, 2024Updated last year
- TCAM (Ternary Content-Addressable Memory) in Verilog☆58Oct 9, 2023Updated 2 years ago
- Designing Full Chip from IEEE Paper using AI in SKY130☆39Jul 4, 2026Updated last month
- An OldWorld PowerPC Linux bootloader for the 21st century☆43Mar 12, 2024Updated 2 years ago
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆46Mar 27, 2026Updated 4 months ago
- Visualization of filters in convolutional neural networks☆30Mar 18, 2024Updated 2 years ago
- This is a read-only mirror for https://git.recolic.net/root/vivado-wrapper☆14Mar 25, 2021Updated 5 years ago