Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)
☆17Nov 10, 2024Updated last year
Alternatives and similar repositories for Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM
Users that are interested in Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM are comparing it to the libraries listed below
Sorting:
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆21Nov 10, 2024Updated last year
- Switched SRAM-based Multi-ported RAM☆17Nov 10, 2024Updated last year
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated last month
- Everything around N64 and RGB☆11Jan 22, 2018Updated 8 years ago
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆14Nov 19, 2025Updated 3 months ago
- Generate TikZ graphics from tcpdump/Wireshark captures☆20Feb 2, 2013Updated 13 years ago
- ITInvest SmartCOM3 API C++ connector (Windows/Linux)☆12Apr 5, 2017Updated 8 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Lock-free queues.☆20Dec 10, 2023Updated 2 years ago
- FPGA routing delay sensors for effective remote power analysis attacks☆13Aug 13, 2024Updated last year
- A Sobol sequence generator for Rust☆12Feb 14, 2024Updated 2 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆17Aug 7, 2018Updated 7 years ago
- The most atomic way to train and run inference for a GPT in 100 lines of pure, dependency-free Julia.☆86Updated this week
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- ☆13Oct 14, 2025Updated 4 months ago
- Model for provider-neutral financial data, with implementation for IEX☆14Jul 30, 2019Updated 6 years ago
- WebAssembly modules written directly in WebAssembly text☆15Dec 17, 2021Updated 4 years ago
- Option pricing using fang oosterlee algorithm☆18Sep 4, 2021Updated 4 years ago
- This is a read-only mirror for https://git.recolic.net/root/vivado-wrapper☆13Mar 25, 2021Updated 4 years ago
- Alternative to git clone for selective GitHub downloads☆24Aug 29, 2025Updated 6 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- Bring scriptable window swallowing to dwm!☆14Jul 9, 2023Updated 2 years ago
- C++ HDL (Hardware Description Language)☆45Updated this week
- ☆21Nov 4, 2020Updated 5 years ago
- Minimal startpage....☆16Aug 13, 2020Updated 5 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Chat with GitHub Copilot in Neovim☆19May 28, 2024Updated last year
- ☆26Oct 7, 2024Updated last year
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- easily contribute, then improve☆26Dec 26, 2023Updated 2 years ago
- A simple bibliography manager using dmenu☆24Jul 21, 2020Updated 5 years ago
- The firmware, gateware, and host software of the ESP CPA Board.☆29Apr 30, 2024Updated last year
- julia macro for unrolling for-loops☆24Feb 23, 2024Updated 2 years ago