Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)
☆17Nov 10, 2024Updated last year
Alternatives and similar repositories for Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM
Users that are interested in Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆22Nov 10, 2024Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- FPGA based PDP-11 cpu☆19Jan 2, 2016Updated 10 years ago
- Code from the book "FreeBSD Device Drivers: A Guide for the Intrepid"☆12Oct 10, 2016Updated 9 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- ☆13May 2, 2026Updated last month
- A near gate-level Verilog simulation of the 6502 microprocessor.☆22Dec 25, 2024Updated last year
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 3 months ago
- Solaris/PPC☆24Jun 25, 2014Updated 11 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- ☆14Nov 23, 2020Updated 5 years ago
- Builds and parses PCIe Transport Layer Packets (TLPs)☆45Jul 21, 2022Updated 3 years ago
- ☆18Jun 6, 2020Updated 6 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 months ago
- Collection of insights on playing X4: Foundations.☆20Jul 4, 2025Updated 11 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GAIA Processor☆28Mar 21, 2015Updated 11 years ago
- Opensource embedded controller firmware for sipeed boards.☆45Feb 23, 2019Updated 7 years ago
- ☆27Oct 7, 2024Updated last year
- Docker installation of Vivado tooling☆46Jun 10, 2026Updated last week
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Terminal Tab Manager - Organize your terminal workflows with an interactive TUI☆35Mar 2, 2026Updated 3 months ago
- Linux kernel vendor specific hardware reset module for sequences that are too complex/complicated to land in pci_quirks.c☆30Apr 22, 2026Updated last month
- Lock-free queues.☆21Dec 10, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Advanced Encryption Standard (AES) SystemVerilog Core☆36Jan 2, 2018Updated 8 years ago
- C++ HDL (Hardware Description Language)☆48Jun 12, 2026Updated last week
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆30May 12, 2021Updated 5 years ago
- ☆25Nov 4, 2020Updated 5 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆49Jun 19, 2020Updated 6 years ago
- PReP emulation on Power8☆33Nov 5, 2016Updated 9 years ago