tirfil / VhdI2CSlaveLinks
I2C Slave Interface (Vhdl) 
☆25Updated 3 years ago
Alternatives and similar repositories for VhdI2CSlave
Users that are interested in VhdI2CSlave are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆58Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Single Port RAM, Dual Port RAM, FIFO☆27Updated 3 years ago
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆86Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- Simple UART controller for FPGA written in VHDL☆103Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- I2C slave Verilog Design and TestBench☆25Updated 6 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆118Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆87Updated last year
- ☆39Updated 3 years ago
- Many peripherals in Verilog ready to use☆39Updated 10 months ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆114Updated 2 years ago