tirfil / VhdI2CSlaveLinks
I2C Slave Interface (Vhdl)
☆25Updated 3 years ago
Alternatives and similar repositories for VhdI2CSlave
Users that are interested in VhdI2CSlave are comparing it to the libraries listed below
Sorting:
- VHDL Modules☆24Updated 10 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- FPGA Logic Analyzer and GUI☆144Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Single Port RAM, Dual Port RAM, FIFO☆27Updated 3 years ago
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆86Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆122Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆119Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆87Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- FTDI-based JTAG Programmer Circuit for FPGAs☆38Updated 5 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Verilog modules required to get the OV7670 camera working☆75Updated 7 years ago
- I2C Master Verilog module☆34Updated 5 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆54Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- ☆53Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago