tirfil / VhdI2CSlaveLinks
I2C Slave Interface (Vhdl)
☆24Updated 3 years ago
Alternatives and similar repositories for VhdI2CSlave
Users that are interested in VhdI2CSlave are comparing it to the libraries listed below
Sorting:
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- VHDL Modules☆24Updated 10 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆65Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Simple UART controller for FPGA written in VHDL☆98Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- RMII Firewall FPGA☆23Updated 5 years ago
- Collection of projects for various FPGA development boards☆44Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- ☆16Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆10Updated 7 years ago