defano / digital-design
An introduction to integrated circuit design with Verilog and the Papilio Pro development board.
☆14Updated 2 months ago
Alternatives and similar repositories for digital-design:
Users that are interested in digital-design are comparing it to the libraries listed below
- LatticeMico32 soft processor☆105Updated 10 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 2 weeks ago
- CMod-S6 SoC☆40Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Tools for FPGA development.☆44Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- An Open Source configuration of the Arty platform☆129Updated last year
- Torc: Tools for Open Reconfigurable Computing☆38Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆117Updated 8 years ago
- Generic Logic Interfacing Project☆45Updated 4 years ago
- OpenFPGA☆33Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- A wishbone controlled scope for FPGA's☆78Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- Open PicoBlaze Assembler☆62Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 4 months ago
- FPGA 101 - Workshop materials☆75Updated 6 years ago
- Wishbone interconnect utilities☆39Updated last month
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- ☆59Updated last year