defano / digital-designLinks
An introduction to integrated circuit design with Verilog and the Papilio Pro development board.
☆15Updated last year
Alternatives and similar repositories for digital-design
Users that are interested in digital-design are comparing it to the libraries listed below
Sorting:
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆112Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- ulx3s ghdl examples☆15Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Documenting the Lattice ECP5 bit-stream format.☆58Updated 2 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- Export netlists from Yosys to DigitalJS☆57Updated last week
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 5 years ago
- ☆64Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Wishbone interconnect utilities☆44Updated last month
- CMod-S6 SoC☆45Updated 8 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆79Updated 3 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- FuseSoC standard core library☆151Updated 2 months ago
- ☆63Updated 7 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago