defano / digital-designLinks
An introduction to integrated circuit design with Verilog and the Papilio Pro development board.
☆14Updated 6 months ago
Alternatives and similar repositories for digital-design
Users that are interested in digital-design are comparing it to the libraries listed below
Sorting:
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- OpenSPARC-based SoC☆69Updated 11 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- An Open Source configuration of the Arty platform☆130Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Tools for FPGA development.☆47Updated last week
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Open PicoBlaze Assembler☆63Updated last year
- OpenFPGA☆34Updated 7 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- An example of how to use the Xilinx ISE toolchain from the command line☆61Updated 6 years ago