defano / digital-designLinks
An introduction to integrated circuit design with Verilog and the Papilio Pro development board.
☆15Updated last year
Alternatives and similar repositories for digital-design
Users that are interested in digital-design are comparing it to the libraries listed below
Sorting:
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- ulx3s ghdl examples☆15Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 5 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Open PicoBlaze Assembler☆63Updated 2 years ago
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- ZPUino HDL implementation☆91Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Export netlists from Yosys to DigitalJS☆57Updated 2 weeks ago
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31Updated 7 years ago
- ARM4U☆34Updated 11 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆79Updated 3 years ago
- FPGA 101 - Workshop materials☆78Updated 6 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- MR1 formally verified RISC-V CPU☆56Updated 7 years ago
- FPGA ULX2/3 JTAG programmer☆42Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Tools for FPGA development.☆49Updated 5 months ago