defano / digital-design
An introduction to integrated circuit design with Verilog and the Papilio Pro development board.
☆14Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for digital-design
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- Open Processor Architecture☆26Updated 8 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆76Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆35Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆33Updated 4 years ago
- Freecores website☆19Updated 7 years ago
- An Open Source configuration of the Arty platform☆122Updated 9 months ago
- SoftCPU/SoC engine-V☆54Updated last year
- A CPU on an FPGA that you can play Zork on☆49Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆50Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 7 years ago
- Open PicoBlaze Assembler☆60Updated last year
- FuseSoC standard core library☆114Updated 3 weeks ago
- CMod-S6 SoC☆36Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- FPGA ULX2/3 JTAG programmer☆39Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆103Updated 5 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago
- OpenFPGA☆33Updated 6 years ago
- ulx3s ghdl examples☆14Updated 3 years ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago