defano / digital-designLinks
An introduction to integrated circuit design with Verilog and the Papilio Pro development board.
☆14Updated 8 months ago
Alternatives and similar repositories for digital-design
Users that are interested in digital-design are comparing it to the libraries listed below
Sorting:
- LatticeMico32 soft processor☆106Updated 10 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A CPU on an FPGA that you can play Zork on☆50Updated 8 years ago
- Open PicoBlaze Assembler☆63Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- ARM4U☆35Updated 11 years ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- open-source SDKs for the SCR1 core☆75Updated 9 months ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Source code to accompany https://timetoexplore.net☆63Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago