defano / digital-design
An introduction to integrated circuit design with Verilog and the Papilio Pro development board.
☆14Updated last month
Alternatives and similar repositories for digital-design:
Users that are interested in digital-design are comparing it to the libraries listed below
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Open Processor Architecture☆26Updated 8 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆70Updated last year
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- ☆63Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆60Updated 6 years ago
- PanoLogic Zero Client G1 reverse engineering info☆72Updated 10 months ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- CMod-S6 SoC☆37Updated 7 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 3 months ago
- Extensible FPGA control platform☆57Updated last year
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 7 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- OpenFPGA☆33Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- FuseSoC standard core library☆126Updated 3 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago