Alternatives and similar repositories for cs240lx-23spr

Users that are interested in cs240lx-23spr are comparing it to the libraries listed below

• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆77Updated 9 months ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆194Updated 4 months ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆108Updated 3 weeks ago
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆99Updated 4 years ago
• digital-design-hq / Digital-Resources
  ☆59Updated 3 years ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆88Updated last week
• dddrrreee / cs140e-23win
  All material for CS140E, winter 2023.
  ☆84Updated last year
• ramisheikh / cbp2025
  Championship Branch Prediction 2025
  ☆45Updated last month
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆219Updated last year
• rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_Design
  Development area for another repo: Learn_Bluespec_and_RISCV_Design
  ☆12Updated 6 months ago
• fallingcat / HomebrewGPU
  HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…
  ☆206Updated last year
• ecilasun / tinysys
  A tiny system built on a small QMTECH board
  ☆107Updated 2 months ago
• skudlur / diablo
  diablo is an Out-Of-Order 64-bit RISC-V processor.
  ☆15Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆169Updated 5 months ago
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆109Updated 3 months ago
• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆105Updated last week
• skudlur / RISCulator
  RISCulator is a RISC-V emulator.
  ☆11Updated last year
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆224Updated 5 months ago
• agile-hw / labs
  Lab assignments for the Agile Hardware Design course
  ☆14Updated 3 weeks ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆81Updated 2 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆389Updated this week
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆76Updated this week
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆180Updated last month
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆225Updated last year
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆113Updated 2 years ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆179Updated 2 months ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆116Updated this week
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆203Updated 3 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆190Updated 3 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆187Updated last month