Alternatives and similar repositories for twitchcore:

Users that are interested in twitchcore are comparing it to the libraries listed below

• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,045Updated last week
• geohot / edgetpuxray
  Enabling tinygrad compatibility with the Google Edge TPU
  ☆75Updated 6 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆311Updated this week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆935Updated 3 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆937Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆669Updated 4 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆498Updated 6 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆852Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 10 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆362Updated last year
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆219Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆134Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆644Updated 3 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆660Updated this week
• tensil-ai / tensil
  Open source machine learning accelerators
  ☆372Updated 11 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆911Updated last month
• riscv-software-src / riscv-tests
  ☆943Updated this week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆206Updated this week
• splinedrive / kianRiscV
  RISC-V Linux SoC, marchID: 0x2b
  ☆777Updated 3 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆158Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆171Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆313Updated 8 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆176Updated 3 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆318Updated 3 years ago
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆261Updated last week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆307Updated 2 months ago
• openpower-cores / a2i
  ☆245Updated 2 years ago
• chipsalliance / Cores-VeeR-EH2
  ☆226Updated 2 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆234Updated 2 weeks ago
• chipsalliance / silicon-notebooks
  ☆165Updated last year