geohot / twitchcore
It's a core. Made on Twitch.
☆259Updated 3 years ago
Alternatives and similar repositories for twitchcore:
Users that are interested in twitchcore are comparing it to the libraries listed below
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,075Updated 2 months ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆429Updated 7 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆988Updated 5 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆370Updated this week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆496Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆162Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆690Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆366Updated last year
- The OpenPiton Platform☆700Updated 2 months ago
- Enabling tinygrad compatibility with the Google Edge TPU☆77Updated 8 months ago
- 😎 A curated list of awesome RISC-V implementations☆135Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆210Updated last year
- Run 64-bit Linux on LiteX + RocketChip☆196Updated 9 months ago
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago
- RISC-V Linux SoC, marchID: 0x2b☆821Updated last week
- Modular hardware build system☆987Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆223Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆653Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 5 months ago
- ☆380Updated 2 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆236Updated 2 months ago
- Linux on LiteX-VexRiscv☆635Updated last month
- VeeR EH1 core☆875Updated last year
- ☆233Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆651Updated 5 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆926Updated this week
- ☆558Updated last week
- Implemetation of pipelined ARM7TDMI processor in Verilog☆89Updated 7 years ago
- Open source machine learning accelerators☆378Updated last year
- 32-bit Superscalar RISC-V CPU☆1,011Updated 3 years ago