Alternatives and similar repositories for twitchcore

Users that are interested in twitchcore are comparing it to the libraries listed below

• geohot / edgetpuxray
  Enabling tinygrad compatibility with the Google Edge TPU
  ☆78Updated 10 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,089Updated 4 months ago
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆676Updated 7 years ago
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆199Updated 11 months ago
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆509Updated 3 months ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,032Updated 7 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆506Updated 10 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆397Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆219Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year
• tensil-ai / tensil
  Open source machine learning accelerators
  ☆382Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆170Updated 6 months ago
• tinygrad / 7900xtx
  ☆448Updated 3 months ago
• openpower-cores / a2i
  ☆247Updated 2 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆326Updated 3 years ago
• geohot / cuda_ioctl_sniffer
  Sniff CUDA ioctls
  ☆196Updated 2 years ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,044Updated this week
• eevaain / tiny-tpu
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆161Updated 11 months ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆300Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆225Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆137Updated 2 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆662Updated last week
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆167Updated 4 years ago
• splinedrive / kianRiscV
  RISC-V Linux SoC, marchID: 0x2b
  ☆914Updated 3 weeks ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆432Updated last year
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆235Updated 11 months ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆110Updated last month
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆711Updated 2 months ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆57Updated 3 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆223Updated 4 years ago