geohot / twitchcore

Related projects ⓘ

Alternatives and complementary repositories for twitchcore

• geohot / edgetpuxray
  Enabling tinygrad compatibility with the Google Edge TPU
  ☆75Updated 2 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,004Updated 2 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆271Updated this week
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆475Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 11 months ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆825Updated 5 months ago
• tinygrad / 7900xtx
  ☆382Updated last week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆204Updated 7 months ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆161Updated 4 years ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆889Updated this week
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆274Updated last week
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆188Updated 3 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆150Updated 2 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆862Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆480Updated 2 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆130Updated last year
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆230Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆626Updated this week
• tensil-ai / tensil
  Open source machine learning accelerators
  ☆360Updated 7 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆602Updated this week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆357Updated last year
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆96Updated 4 years ago
• chipsalliance / silicon-notebooks
  ☆161Updated last year
• riscv-software-src / riscv-tests
  ☆898Updated this week
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated last week
• os-fpga / 1st-CLaaS
  Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
  ☆197Updated 3 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆217Updated this week
• geohot / cuda_ioctl_sniffer
  Sniff CUDA ioctls
  ☆178Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆594Updated last month
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆345Updated 9 months ago