Alternatives and similar repositories for twitchcore

Users that are interested in twitchcore are comparing it to the libraries listed below

• geohot / edgetpuxray
  Enabling tinygrad compatibility with the Google Edge TPU
  ☆85Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,144Updated 2 weeks ago
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆538Updated 9 months ago
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆208Updated 2 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆457Updated last week
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆721Updated 8 years ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,176Updated last year
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆242Updated last week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated 3 weeks ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆140Updated 2 years ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,116Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆514Updated last year
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆102Updated 5 years ago
• geohot / cuda_ioctl_sniffer
  Sniff CUDA ioctls
  ☆220Updated 2 years ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆206Updated 3 weeks ago
• mosscomp / moss
  A computer for human beings.
  ☆48Updated last year
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆118Updated 7 months ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆172Updated 5 years ago
• pulp-platform / mempool
  A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
  ☆313Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆228Updated 2 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆694Updated this week
• os-fpga / 1st-CLaaS
  Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
  ☆208Updated 3 months ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆213Updated 10 months ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆35Updated 3 years ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆243Updated 7 months ago
• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆1,019Updated last week
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• tinygrad / 7900xtx
  ☆450Updated 9 months ago
• tensil-ai / tensil
  Open source machine learning accelerators
  ☆394Updated last year