Alternatives and similar repositories for twitchcore:

Users that are interested in twitchcore are comparing it to the libraries listed below

• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,031Updated last month
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆894Updated 2 months ago
• geohot / edgetpuxray
  Enabling tinygrad compatibility with the Google Edge TPU
  ☆75Updated 5 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆305Updated this week
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆191Updated 5 months ago
• geohot / cuda_ioctl_sniffer
  Sniff CUDA ioctls
  ☆187Updated last year
• vortexgpgpu / vortex
  ☆1,357Updated this week
• riscv-software-src / riscv-tests
  ☆928Updated 2 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆360Updated last year
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆480Updated last month
• tinygrad / 7900xtx
  ☆421Updated last month
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 9 months ago
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆399Updated 7 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆651Updated 2 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆926Updated 3 years ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆155Updated 2 weeks ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆132Updated last year
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆96Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆713Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆637Updated 2 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆219Updated last year
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆176Updated 3 years ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆280Updated this week
• riscv-non-isa / riscv-arch-test
  ☆534Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆909Updated this week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆315Updated 3 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆663Updated 3 months ago
• chipsalliance / Cores-VeeR-EH2
  ☆222Updated 2 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆840Updated last year
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆184Updated last week