Alternatives and similar repositories for twitchcore

Users that are interested in twitchcore are comparing it to the libraries listed below

• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,114Updated last week
• geohot / edgetpuxray
  Enabling tinygrad compatibility with the Google Edge TPU
  ☆85Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆526Updated 7 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆511Updated last year
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,106Updated 11 months ago
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆202Updated 3 weeks ago
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆706Updated 7 years ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• eevaain / tiny-tpu-old
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆185Updated last year
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆394Updated last year
• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆982Updated 2 weeks ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆430Updated last week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,097Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆734Updated last month
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆240Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆188Updated last week
• tinygrad / 7900xtx
  ☆448Updated 6 months ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆241Updated 5 months ago
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆100Updated 5 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆48Updated this week
• tensil-ai / tensil
  Open source machine learning accelerators
  ☆387Updated last year
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆679Updated 2 weeks ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆169Updated 5 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆224Updated 4 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆327Updated 3 years ago
• openpower-cores / a2i
  ☆247Updated 3 years ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆209Updated 4 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆742Updated 3 weeks ago