HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆25Apr 16, 2023Updated 3 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 3 months ago
- A fast FEM solver entirely written in Python☆25Jan 9, 2023Updated 3 years ago
- 4-channel gradient power amplifier for low field MRI☆17Aug 9, 2023Updated 2 years ago
- A Python package for 5G-NR simulations☆150May 14, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Embedded server for MaRCoS system☆11Apr 13, 2026Updated 2 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆232Apr 29, 2025Updated last year
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- A C module to decode raw GPS NMEA data☆11Sep 1, 2018Updated 7 years ago
- Repository for FPGA projects☆72Dec 1, 2025Updated 7 months ago
- N-dimensional scans for ARTIQ☆26Jun 27, 2026Updated last week
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated last year
- Open source 3D multipurpose measurement system with submillimeter fidelity and first application in magnetic resonance imaging☆32Oct 14, 2025Updated 8 months ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 7 years ago
- This project aims to explore and compare different Kalman filter architectures and their performance on FPGA platforms. The focus is on t…☆29Dec 9, 2025Updated 6 months ago
- 一个通过onemanager将图片上传到onedrive的PicGo插件☆15Feb 16, 2023Updated 3 years ago
- Modular 8-channel RF power amplifier☆18Apr 23, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- Resource efficient UPnP/DLNA renderer, optimal for Raspberry Pi, CuBox, CubieBoard or a general MediaServer. Fork of gmrender-resurrect t…☆26Nov 28, 2013Updated 12 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆29Mar 30, 2026Updated 3 months ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- Client (GUI and command-line interfaces) for MaRCoS☆12Apr 13, 2026Updated 2 months ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- A simple CANopen stack implemented using C programming language.☆11Apr 23, 2014Updated 12 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆21May 18, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- ☆24Apr 12, 2025Updated last year
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- A fast method used sliding window filter frame work for RTK-Visual-Inertial-Navigation☆24Feb 13, 2024Updated 2 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆13Jun 9, 2022Updated 4 years ago