catkira / DDS
HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆18Updated last year
Related projects ⓘ
Alternatives and complementary repositories for DDS
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆77Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- ☆32Updated last year
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- A collection of demonstration digital filters☆140Updated 10 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆22Updated 4 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆16Updated 7 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- VHDL Modules☆23Updated 9 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 2 weeks ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆53Updated this week
- ☆40Updated 8 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- ☆20Updated 2 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆43Updated 11 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago
- ☆53Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆24Updated 4 months ago