catkira / DDSLinks
HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆20Updated 2 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below
Sorting:
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆119Updated 4 years ago
- A collection of demonstration digital filters☆154Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- A series of CORDIC related projects☆113Updated 10 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated 3 weeks ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆73Updated 3 years ago
- Small footprint and configurable JESD204B core☆44Updated 3 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 8 months ago
- VHDL Library for implementing common DSP functionality.☆30Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Wishbone controlled I2C controllers☆52Updated 10 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- ☆16Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago