catkira / DDSLinks
HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆18Updated 2 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below
Sorting:
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆67Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆114Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- A collection of demonstration digital filters☆153Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆57Updated 4 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated last week
- Extensible FPGA control platform☆62Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆62Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆21Updated 7 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year