HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆25Apr 16, 2023Updated 2 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL code for a complex multiplier with AXI stream Interface☆14Apr 6, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Mar 18, 2026Updated 3 weeks ago
- A fast FEM solver entirely written in Python☆25Jan 9, 2023Updated 3 years ago
- A Python package for 5G-NR simulations☆143Nov 1, 2024Updated last year
- Embedded server for MaRCoS system☆11Nov 17, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆225Apr 29, 2025Updated 11 months ago
- ☆25Updated this week
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Notes on STEMlab 122.88-16 SDR☆74Jun 28, 2020Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆12Jan 8, 2018Updated 8 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- N-dimensional scans for ARTIQ☆26Mar 27, 2026Updated 2 weeks ago
- ☆21Mar 12, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Collections of guides and projects related to testing RedPitaya☆58Nov 11, 2019Updated 6 years ago
- FAT32 images☆22Jan 8, 2020Updated 6 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 11 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated last year
- Open source 3D multipurpose measurement system with submillimeter fidelity and first application in magnetic resonance imaging☆32Oct 14, 2025Updated 6 months ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 5 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 7 years ago
- Hierarchical statemachine library☆17Jan 7, 2026Updated 3 months ago
- Modular 8-channel RF power amplifier☆18Jan 30, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆25Mar 30, 2026Updated 2 weeks ago
- prebuilt images of openipc groundstations☆10May 15, 2025Updated 11 months ago
- 关于把基于海思芯片的 IPC 模组用在飞机上录像并顺便输出一路码流给数字图传的事☆19Jul 26, 2020Updated 5 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- M.2 Key E KiCad footprints☆12Nov 24, 2023Updated 2 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Faxitron DX-50 x-ray utilities☆24Oct 16, 2023Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆26Mar 27, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A simple CANopen stack implemented using C programming language.☆11Apr 23, 2014Updated 11 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆20Mar 9, 2026Updated last month
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Raspberry Pi HAT with Microchip MCP2518FD CAN FD controller☆24Feb 23, 2025Updated last year
- ☆24Apr 12, 2025Updated last year
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago