HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆27Apr 16, 2023Updated 3 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 6 months ago
- 4-channel gradient power amplifier for low field MRI☆17Aug 9, 2023Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Embedded server for MaRCoS system☆11Apr 13, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆234Apr 29, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- ☆28Aug 11, 2026Updated last month
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- A C module to decode raw GPS NMEA data☆11Sep 1, 2018Updated 8 years ago
- A proof-of-concept C++ implementation of the Stack Resource Policy (SRP) based Real-Time For the Masses (RTFM) kernel☆12Jul 2, 2017Updated 9 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- Hierarchical statemachine library☆17Jan 7, 2026Updated 8 months ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated 2 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Modular 8-channel RF power amplifier☆19Apr 23, 2026Updated 5 months ago
- Software defined radio on a STM32H7 microcontroller☆14Sep 17, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- M.2 Key E KiCad footprints☆14Nov 24, 2023Updated 2 years ago
- Lambda state machine is a state machine framework with an extremely simple UI☆16Dec 21, 2017Updated 8 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆56Dec 6, 2023Updated 2 years ago
- A simple CANopen stack implemented using C programming language.☆12Apr 23, 2014Updated 12 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- Raspberry Pi HAT with Microchip MCP2518FD CAN FD controller☆26Feb 23, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Xilinx ZynqMP AXI-ACP Adapter☆21May 18, 2026Updated 4 months ago
- Open source 3D multipurpose measurement system with submillimeter fidelity and first application in magnetic resonance imaging☆33Oct 14, 2025Updated 11 months ago
- This is a class project for ECE 575 course. LTE & 5G Cell search & synchronization written in Matlab☆15Sep 2, 2022Updated 4 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 5 months ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- A fast method used sliding window filter frame work for RTK-Visual-Inertial-Navigation☆24Feb 13, 2024Updated 2 years ago