catkira / DDSLinks
HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆20Updated 2 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆17Updated this week
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- A collection of demonstration digital filters☆156Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Small footprint and configurable JESD204B core☆47Updated 2 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A series of CORDIC related projects☆116Updated 11 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Nitro USB FPGA core☆86Updated last year
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Delta Sigma DAC FPGA☆44Updated 8 months ago
- ☆16Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago