HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆26Apr 16, 2023Updated 3 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 4 months ago
- A fast FEM solver entirely written in Python☆25Jan 9, 2023Updated 3 years ago
- 4-channel gradient power amplifier for low field MRI☆18Aug 9, 2023Updated 3 years ago
- A Python package for 5G-NR simulations☆151Jul 30, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆233Apr 29, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- ☆27Updated this week
- Notes on STEMlab 122.88-16 SDR☆75Jun 28, 2020Updated 6 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- A proof-of-concept C++ implementation of the Stack Resource Policy (SRP) based Real-Time For the Masses (RTFM) kernel☆12Jul 2, 2017Updated 9 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- N-dimensional scans for ARTIQ☆26Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Hierarchical statemachine library☆17Jan 7, 2026Updated 7 months ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆13Jul 9, 2024Updated 2 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Client (GUI and command-line interfaces) for MaRCoS☆12Apr 13, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- 关于把基于海思芯片的 IPC 模组用在飞机上录像并顺便输出一路码流给数字图传的事☆19Jul 26, 2020Updated 6 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Raspberry Pi HAT with Microchip MCP2518FD CAN FD controller☆26Feb 23, 2025Updated last year
- Xilinx ZynqMP AXI-ACP Adapter☆21May 18, 2026Updated 2 months ago
- Open source 3D multipurpose measurement system with submillimeter fidelity and first application in magnetic resonance imaging☆33Oct 14, 2025Updated 10 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This is a class project for ECE 575 course. LTE & 5G Cell search & synchronization written in Matlab☆15Sep 2, 2022Updated 3 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 3 months ago
- A fast method used sliding window filter frame work for RTK-Visual-Inertial-Navigation☆24Feb 13, 2024Updated 2 years ago
- ☆24Apr 12, 2025Updated last year
- ☆10Jul 5, 2026Updated last month
- AES☆16Oct 4, 2022Updated 3 years ago