catkira / DDSLinks
HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆18Updated 2 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below
Sorting:
- HDL code for a complex multiplier with AXI stream interface☆17Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆55Updated 2 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆48Updated 3 weeks ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆32Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- RTL implementation of components for DVB-S2☆119Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆65Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 4 months ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week