HDL code for a DDS (direct digital synthesizer) with AXI stream interface
☆27Apr 16, 2023Updated 3 years ago
Alternatives and similar repositories for DDS
Users that are interested in DDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 7 months ago
- A fast FEM solver entirely written in Python☆25Jan 9, 2023Updated 3 years ago
- 4-channel gradient power amplifier for low field MRI☆18Aug 9, 2023Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Embedded server for MaRCoS system☆12Apr 13, 2026Updated 6 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆235Apr 29, 2025Updated last year
- Notes on STEMlab 122.88-16 SDR☆75Jun 28, 2020Updated 6 years ago
- ☆28Aug 11, 2026Updated 2 months ago
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- 关于把基于海思芯片的 IPC 模组用在飞机上录像并顺便输出一路码流给数字图传的事☆19Jul 26, 2020Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆57Dec 6, 2023Updated 2 years ago
- A C module to decode raw GPS NMEA data☆11Sep 1, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A proof-of-concept C++ implementation of the Stack Resource Policy (SRP) based Real-Time For the Masses (RTFM) kernel☆12Jul 2, 2017Updated 9 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- animate an SVG with a VCD file☆13Aug 3, 2022Updated 4 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆13Jun 14, 2020Updated 6 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆18Sep 12, 2026Updated last month
- N-dimensional scans for ARTIQ☆26Oct 15, 2026Updated 2 weeks ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 12 years ago
- Hierarchical statemachine library☆17Jan 7, 2026Updated 9 months ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated 2 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- Client (GUI and command-line interfaces) for MaRCoS☆13Apr 13, 2026Updated 6 months ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Software defined radio on a STM32H7 microcontroller☆15Sep 17, 2023Updated 3 years ago
- prebuilt images of openipc groundstations☆12May 15, 2025Updated last year
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- Lambda state machine is a state machine framework with an extremely simple UI☆16Dec 21, 2017Updated 8 years ago
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- Verilog code for a simple synth module; developed on TinyFPGA BX☆105Nov 13, 2019Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆44Oct 14, 2022Updated 4 years ago
- M.2 Key E KiCad footprints☆14Nov 24, 2023Updated 2 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago