Alternatives and similar repositories for FPGA-Speech-Recognition:

Users that are interested in FPGA-Speech-Recognition are comparing it to the libraries listed below

• BG2BKK / img_process_vhdl
  Image Processing on FPGA using VHDL
  ☆41Updated 10 years ago
• ShoeShi / FPGA-OV7670-cam
  VHDL/FPGA/OV7670
  ☆31Updated 9 years ago
• thasti / fft
  synthesizable FFT IP block for FPGA designs
  ☆32Updated 5 years ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆88Updated 6 years ago
• westonb / OV7670-Verilog
  Verilog modules required to get the OV7670 camera working
  ☆68Updated 6 years ago
• StefanSredojevic / Deep-Neural-Network-Hardware-Accelerator
  SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…
  ☆106Updated 4 years ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆99Updated 4 months ago
• agostini01 / FPGA_Neural-Network
  The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…
  ☆28Updated 8 years ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆32Updated 7 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆131Updated 2 years ago
• Digilent / Zybo-Z7-20-pcam-5c
  ☆55Updated 2 years ago
• Architech-Silica / Zynq-Zedboard-Vivado-Workshop
  Zynq Workshop for Beginners
  ☆28Updated 9 years ago
• cebarnes / cordic
  An implementation of the CORDIC algorithm in Verilog.
  ☆91Updated 6 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆144Updated 4 years ago
• eigenpi / Face-Detection-on-FPGA
  This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.
  ☆45Updated 8 years ago
• GOOD-Stuff / FPGA-SPI-Flash
  Various projects of SPI loader module for xilinx fpga
  ☆29Updated 4 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆30Updated 7 years ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆146Updated last month
• damdoy / fpga_image_processing
  IP operations in verilog (simulation and implementation on ice40)
  ☆55Updated 5 years ago
• Xilinx / DSP-PYNQ
  A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
  ☆39Updated 2 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed4
  DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3
  ☆55Updated 2 years ago
• jpiat / hard-cv
  A repository of IPs for hardware computer vision (FPGA)
  ☆95Updated 9 years ago
• benreynwar / fft-dit-fpga
  Verilog module for calculation of FFT.
  ☆168Updated 12 years ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆33Updated last month
• IA-C-Lab-Fudan / KWS-SoC
  This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.
  ☆48Updated 4 years ago
• Avnet / hdl
  ☆111Updated last week
• Marco-Winzker / FPGA-Vision
  Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …
  ☆33Updated 10 months ago
• Divyansh03 / FIR-Filter-in-Verilog
  FIR Filter in Verilog
  ☆12Updated 5 years ago
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆33Updated 3 years ago