Expiremental Speech Recognition System using VHDL & MATLAB.
☆50Mar 18, 2018Updated 8 years ago
Alternatives and similar repositories for FPGA-Speech-Recognition
Users that are interested in FPGA-Speech-Recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- FPGA FAST image feature detector implementation in VHDL☆38Nov 14, 2022Updated 3 years ago
- VHDL/FPGA/OV7670☆33Feb 24, 2016Updated 10 years ago
- ☆12Aug 12, 2020Updated 5 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design and implementation of a reconfigurable FIR filter in FPGA☆15Sep 26, 2022Updated 3 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数 的计算。☆14Mar 22, 2024Updated 2 years ago
- An RS232 communication controller implemented in VHDL☆16Aug 17, 2014Updated 11 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Jan 23, 2016Updated 10 years ago
- Simple UART controller for FPGA written in VHDL☆106Aug 7, 2021Updated 4 years ago
- MSP430F5529 Code Example☆12Jun 20, 2018Updated 7 years ago
- ☆11Feb 28, 2016Updated 10 years ago
- A Pong game written in VHDL using a Xilinx Spartan 3 board. VGA + PS/2 Keyboard + Sound support.☆22Nov 7, 2015Updated 10 years ago
- MIPS processor designed in VHDL☆56Aug 24, 2015Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FPGA implementation of Real-time Ethernet communication using RMII Interface☆14Sep 18, 2014Updated 11 years ago
- Arduino library to support the VL53L0X Time-of-Flight and gesture-detection sensor☆20Nov 15, 2021Updated 4 years ago
- audio DSP applications using zynq/zed boards☆24Jul 24, 2020Updated 5 years ago
- ☆10Jul 7, 2022Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- ☆24Oct 20, 2023Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Code repository for my degree project on FS sonar SLAM.☆10Feb 24, 2021Updated 5 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆31Apr 5, 2018Updated 8 years ago
- A package for multiple ultrasonic sensor into ROS☆12Nov 1, 2017Updated 8 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- This code is to implement the model-free control algorithm as introduced in the paper Model-free control by Michel Fliess and Cedric Join…☆13Nov 29, 2017Updated 8 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Example software for the MonkeyJam Freescale HIT Project - https://community.freescale.com/docs/DOC-100149☆14Oct 2, 2015Updated 10 years ago
- c2tool is meant to enable in-system programming on low pin-count Silicon Labs devices using the Silicon Labs 2-Wire Interface (C2).☆11Feb 4, 2019Updated 7 years ago
- C++ implementation of popular sorting algorithms☆14Oct 10, 2023Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 8 years ago