MohammedRashad / FPGA-Speech-RecognitionLinks
Expiremental Speech Recognition System using VHDL & MATLAB.
☆45Updated 7 years ago
Alternatives and similar repositories for FPGA-Speech-Recognition
Users that are interested in FPGA-Speech-Recognition are comparing it to the libraries listed below
Sorting:
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Image Processing on FPGA using VHDL☆41Updated 10 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Zynq Workshop for Beginners☆29Updated 10 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- ☆29Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago
- synthesizable FFT IP block for FPGA designs☆32Updated 6 years ago
- A series of CORDIC related projects☆107Updated 6 months ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆59Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- An implementation of the CORDIC algorithm in Verilog.☆96Updated 6 years ago
- Video Stream Scaler☆40Updated 10 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- Updated version of the XUP Workshops☆13Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- ☆55Updated 2 years ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆47Updated 8 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 5 years ago
- Verilog module for calculation of FFT.☆174Updated 12 years ago
- ☆107Updated 5 years ago
- FPGA Design of a Neural Network for Color Detection☆76Updated 4 months ago
- Verilog modules required to get the OV7670 camera working☆73Updated 6 years ago