Expiremental Speech Recognition System using VHDL & MATLAB.
☆50Mar 18, 2018Updated 8 years ago
Alternatives and similar repositories for FPGA-Speech-Recognition
Users that are interested in FPGA-Speech-Recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- FPGA FAST image feature detector implementation in VHDL☆38Nov 14, 2022Updated 3 years ago
- VHDL/FPGA/OV7670☆33Feb 24, 2016Updated 10 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- ☆12Aug 12, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jun 13, 2022Updated 4 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 6 months ago
- Smartphone-controlled ROV☆12Oct 11, 2020Updated 5 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Jan 23, 2016Updated 10 years ago
- Lund University Vision, Radio, and Audio (LuViRA) Dataset☆22Aug 15, 2024Updated 2 years ago
- MSP430F5529 Code Example☆12Jun 20, 2018Updated 8 years ago
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- ☆11Feb 28, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- audio DSP applications using zynq/zed boards☆24Jul 24, 2020Updated 6 years ago
- A scalable, containerized backend system for an e-commerce platform, built using a microservices architecture. https://roadmap.sh/project…☆26Sep 14, 2025Updated last year
- A Tomasulo & Scoreboarding Visual Simulator☆11Nov 19, 2023Updated 2 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- ☆12Jun 13, 2017Updated 9 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- Visual Transformers with Primal Object Queries for Multi-Label Image Classification☆12May 17, 2022Updated 4 years ago
- ☆10Jul 7, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 weeks ago
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 12 years ago
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- ☆23Oct 20, 2023Updated 2 years ago
- A collection of VHDL projects for generating VGA output☆26Nov 26, 2018Updated 7 years ago
- This repository provides code for SVD and Importance sampling-based algorithms for large scale topic modeling.☆15Dec 14, 2020Updated 5 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- A cross platform command line utility allowing for time expansion/compression, pitch shifting and resampling of audio.☆17Jun 29, 2024Updated 2 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆10Apr 18, 2017Updated 9 years ago
- Interacting with SAR data in standard formats in Python☆16Updated this week
- Python FIR Filter Package for Xilinx Pynq Board☆30Apr 5, 2018Updated 8 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 11 years ago
- Example software for the MonkeyJam Freescale HIT Project - https://community.freescale.com/docs/DOC-100149☆14Oct 2, 2015Updated 10 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago