MohammedRashad / FPGA-Speech-RecognitionLinks
Expiremental Speech Recognition System using VHDL & MATLAB.
☆49Updated 7 years ago
Alternatives and similar repositories for FPGA-Speech-Recognition
Users that are interested in FPGA-Speech-Recognition are comparing it to the libraries listed below
Sorting:
- Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning☆17Updated 9 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Updated 9 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- FPGA Design of a Neural Network for Color Detection☆81Updated 11 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆68Updated 9 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆73Updated 2 months ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- ☆24Updated 9 years ago
- ☆35Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- A series of CORDIC related projects☆120Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆87Updated 11 months ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34Updated 5 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Updated 10 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆74Updated 3 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- Image Processing on FPGA using VHDL☆41Updated 11 years ago
- Verilog module for calculation of FFT.☆191Updated 13 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- Video Stream Scaler☆40Updated 11 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- Avnet Board Definition Files☆139Updated this week