MohammedRashad / FPGA-Speech-Recognition
Expiremental Speech Recognition System using VHDL & MATLAB.
☆43Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA-Speech-Recognition
- Zynq Workshop for Beginners☆28Updated 9 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆97Updated 4 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆28Updated 7 years ago
- Generate testbench for your verilog module.☆35Updated 6 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated 5 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆27Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- FIR,FFT based on Verilog☆13Updated 6 years ago
- synthesizable FFT IP block for FPGA designs☆29Updated 5 years ago
- Verilog modules required to get the OV7670 camera working☆63Updated 6 years ago
- ☆32Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 8 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆14Updated 6 years ago
- ☆53Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆26Updated 4 years ago
- A series of CORDIC related projects☆91Updated 9 months ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆55Updated 2 years ago
- EE 287 2012 Fall☆27Updated 11 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Image Processing on FPGA using VHDL☆40Updated 10 years ago
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆19Updated 3 years ago