cyyself / cpu232
The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully
☆9Updated 4 years ago
Alternatives and similar repositories for cpu232:
Users that are interested in cpu232 are comparing it to the libraries listed below
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- The 'missing header' for Chisel☆19Updated last month
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆20Updated 2 months ago
- nscscc2018☆26Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- CQU Dual Issue Machine☆35Updated 10 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- ☆16Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 9 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 7 months ago
- ☆13Updated last month
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated last month
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- ☆17Updated 3 years ago
- Documentation for Digital Design course☆19Updated last month
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 2 years ago
- USTC 并行程序设计实验☆8Updated 3 years ago
- riscv32i-cpu☆19Updated 4 years ago
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆33Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 5 months ago