cyyself / cpu232Links
The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully
☆9Updated 4 years ago
Alternatives and similar repositories for cpu232
Users that are interested in cpu232 are comparing it to the libraries listed below
Sorting:
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated 2 weeks ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 3 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 10 months ago
- nscscc2018☆26Updated 6 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 8 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- uCore MIPS32 porting☆18Updated 5 years ago
- ☆15Updated 3 months ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- riscv32i-cpu☆18Updated 4 years ago