proteus-core / prospectLinks
ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
☆19Updated last month
Alternatives and similar repositories for prospect
Users that are interested in prospect are comparing it to the libraries listed below
Sorting:
- Group administration repository for Tech: IOPMP Task Group☆13Updated 9 months ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆61Updated 5 months ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- ☆22Updated 2 years ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- Risc-V hypervisor for TEE development☆124Updated 4 months ago
- RISC-V Security HC admin repo☆18Updated 9 months ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆35Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆14Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Demo host and enclave applications exercising most functionality.☆31Updated 2 years ago
- Minimal RISC Extensions for Isolated Execution☆53Updated 6 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- An on-device confidential computing platform☆125Updated last week
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- ☆26Updated 7 months ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆55Updated 6 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 6 months ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 3 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated last week
- HW interface for memory caches☆28Updated 5 years ago