Alternatives and similar repositories for prospect

Users that are interested in prospect are comparing it to the libraries listed below

• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 9 months ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆22Updated 3 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆61Updated 4 months ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆30Updated 5 years ago
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆122Updated 3 months ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 8 months ago
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆17Updated 4 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆135Updated last year
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆20Updated 5 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 3 years ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆14Updated 2 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆70Updated 6 months ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆26Updated 2 months ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆21Updated last month
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆13Updated last year
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• ESCristiano / BUSted
  BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
  ☆11Updated last year
• keystone-enclave / keystone-demo
  Demo host and enclave applications exercising most functionality.
  ☆31Updated 2 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• jasonyu1996 / elasticlave
  ☆24Updated 6 months ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆34Updated 2 years ago
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆53Updated 6 years ago
• cwfletcher / stt
  ☆35Updated 4 years ago
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆65Updated 5 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 4 years ago
• riscvarchive / riscv-tee
  ☆38Updated 3 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆52Updated 3 years ago
• MATCHA-MIT / Pensieve
  This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.
  ☆23Updated last year