proteus-core / prospect
ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
☆16Updated 5 months ago
Alternatives and similar repositories for prospect:
Users that are interested in prospect are comparing it to the libraries listed below
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 3 months ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆20Updated last month
- Code repository for Coppelia tool☆23Updated 4 years ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆12Updated last year
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆61Updated 2 weeks ago
- HW interface for memory caches☆26Updated 4 years ago
- ☆35Updated 4 years ago
- The MIT Sanctum processor top-level project☆28Updated 4 years ago
- ☆22Updated last year
- ☆17Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆25Updated last year
- ☆12Updated 4 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated 11 months ago
- RISC-V Security HC admin repo☆17Updated 2 months ago
- ☆23Updated 2 years ago
- Tests for verifying compliance of RMM implementations☆18Updated last month
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆14Updated last week
- ☆43Updated 6 years ago
- ☆23Updated 3 weeks ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago