proteus-core / prospect

Related projects ⓘ

Alternatives and complementary repositories for prospect

• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 2 weeks ago
• vusec / tlbdr
  ☆17Updated 2 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆58Updated 4 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆17Updated 4 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆17Updated 4 years ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated last month
• efeslab / dolma
  ☆12Updated 3 years ago
• 0xADE1A1DE / CacheFX
  ☆9Updated 2 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated last month
• cwfletcher / stt
  ☆34Updated 3 years ago
• FxPiGaAo / Hacky-Racer
  ☆15Updated 9 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• riscv-admin / trusted-computing
  ☆21Updated last year
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 5 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 4 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆54Updated 3 months ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆25Updated 2 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆27Updated last year
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆53Updated 2 years ago
• jasonyu1996 / elasticlave
  ☆21Updated last year
• compsec-snu / specdoctor
  ☆19Updated last year
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆11Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆32Updated 2 years ago