proteus-core / prospectLinks
ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
☆18Updated 2 months ago
Alternatives and similar repositories for prospect
Users that are interested in prospect are comparing it to the libraries listed below
Sorting:
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 5 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 6 months ago
- The MIT Sanctum processor top-level project☆29Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆57Updated last month
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- HW interface for memory caches☆28Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆68Updated 3 months ago
- ☆22Updated 2 years ago
- ☆18Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated this week
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆26Updated last year
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆12Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆22Updated 4 months ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆14Updated 2 years ago
- Tests for verifying compliance of RMM implementations☆18Updated 4 months ago
- ☆22Updated 3 months ago
- RISC-V Security HC admin repo☆18Updated 5 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- ☆25Updated 2 years ago
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆13Updated 2 years ago