☆23Mar 12, 2026Updated last week
Alternatives and similar repositories for dataflow
Users that are interested in dataflow are comparing it to the libraries listed below
Sorting:
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆18Updated this week
- ☆40Jun 30, 2025Updated 8 months ago
- CGRA framework with vectorization support.☆44Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆155Feb 18, 2026Updated last month
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- my rc files☆12Mar 16, 2016Updated 10 years ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 6 months ago
- ☆13Apr 15, 2025Updated 11 months ago
- ☆36Jun 19, 2023Updated 2 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆31Sep 19, 2024Updated last year
- ☆13Jul 28, 2022Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆170Mar 4, 2026Updated 2 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆48Oct 31, 2025Updated 4 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆100Updated this week
- A container supporting the compilers course on edX for building a Cool compiler☆12Jan 9, 2024Updated 2 years ago
- Create and use hybrid workflows to solve problems.☆12Oct 31, 2023Updated 2 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 3 years ago
- ☆14Feb 1, 2026Updated last month
- ☆17Nov 3, 2025Updated 4 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Oct 18, 2025Updated 5 months ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- Programming and Assignment Material for ECE 695☆17Apr 23, 2021Updated 4 years ago
- ☆62Mar 24, 2025Updated 11 months ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆32Apr 30, 2024Updated last year
- Chai☆47Nov 14, 2025Updated 4 months ago
- An EDM-enabled PHY + a rack-level network simulator☆14Dec 11, 2024Updated last year
- Python bindings for the PMDK. Non-volatile memory for Python.☆13Mar 22, 2023Updated 2 years ago
- ☆12Oct 25, 2022Updated 3 years ago
- Stanford CS143 Compilers☆22Jan 24, 2019Updated 7 years ago
- RISC-V 32i Pipeline CPU and Assembler☆18May 6, 2022Updated 3 years ago
- Linear-Time Self Attention with Codeword Histogram for Efficient Recommendation☆11Mar 23, 2021Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Rodinia benchmark☆24Jul 5, 2024Updated last year
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆17May 30, 2016Updated 9 years ago