coredac / dataflowLinks
☆16Updated last week
Alternatives and similar repositories for dataflow
Users that are interested in dataflow are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- OpenMP front-end based on LLVM for CGRAs☆10Updated 3 years ago
- ☆50Updated 3 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆75Updated 2 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- CGRA framework with vectorization support.☆35Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- ☆32Updated 11 months ago
- ☆60Updated 7 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆201Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆76Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- CGRA Compilation Framework☆88Updated 2 years ago