coredac / dataflowLinks
☆22Updated this week
Alternatives and similar repositories for dataflow
Users that are interested in dataflow are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆28Updated 4 months ago
- OpenMP front-end based on LLVM for CGRAs☆10Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- ☆62Updated 10 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- ☆56Updated 7 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- gem5 repository to study chiplet-based systems☆86Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆72Updated 4 months ago
- CGRA Compilation Framework☆91Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆288Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- DRA+RISC-V Exploration Framework