mattsinc / heterosyncLinks
HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs
☆30Updated last year
Alternatives and similar repositories for heterosync
Users that are interested in heterosync are comparing it to the libraries listed below
Sorting:
- ☆68Updated 6 years ago
- A Benchmark Suite for Heterogeneous System Computation☆54Updated 10 months ago
- CUDAAdvisor: a GPU profiling tool☆51Updated 7 years ago
- The Splash-3 benchmark suite☆45Updated 2 years ago
- Pannotia v0.9 is a suite of OpenCL graph applications☆24Updated 8 years ago
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆43Updated 4 years ago
- ☆34Updated 3 years ago
- ☆63Updated last year
- Chai☆47Updated last month
- TLB Benchmarks☆35Updated 8 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆50Updated 7 years ago
- A benchmarking suite for heterogeneous systems. The primary goal of this project is to improve and update aspects of existing benchmarkin…☆43Updated last year
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆59Updated 12 years ago
- Memory System Microbenchmarks☆65Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- LonestarGPU: Irregular algorithms parallelized for GPUs☆38Updated 6 years ago
- ☆19Updated 3 years ago
- ☆32Updated 5 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆184Updated this week
- ☆12Updated 3 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- ☆31Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆110Updated this week
- This serves as a repository for reproducibility of the SC21 paper "In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated…☆37Updated 2 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆20Updated 5 years ago