Stanford CS143 Compilers
☆22Jan 24, 2019Updated 7 years ago
Alternatives and similar repositories for Compiler
Users that are interested in Compiler are comparing it to the libraries listed below
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- ☆12Aug 12, 2022Updated 3 years ago
- 智慧园区☆10Aug 3, 2017Updated 8 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Python-based Legal Advisor harnesses the power of advanced Language Models for comprehensive legal guidance 📚. Uses LLM internally to gi…☆13Mar 3, 2024Updated 2 years ago
- ☆10May 29, 2024Updated last year
- A replica of the original Disney friendly robot WALL-E☆12Feb 25, 2020Updated 6 years ago
- Python + OpenCV script to detect playing cards in an image. It uses template matching.☆13Jan 24, 2017Updated 9 years ago
- A Benchmark for Multi-Stage Legal Case Documents Generation☆15Feb 24, 2025Updated last year
- This is a simple demonstration for running Tensorflow inception v3 model on TensorRT☆12Jun 5, 2018Updated 7 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 5 months ago
- Docker RISC-V 64 GCC and Spike RISC-V ISA Simulator☆12Jan 30, 2024Updated 2 years ago
- ☆10Dec 3, 2021Updated 4 years ago
- Human Facial Skin Defects Dataset☆11Aug 8, 2024Updated last year
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Here I have designed a neural network with image inputs of size(300x300). The network is trained with a set of training images of fingerp…☆14Aug 7, 2020Updated 5 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Real-time phase modulation/granular synthesizer in Python.☆11Aug 28, 2016Updated 9 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 7 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- ☆20Updated this week
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆13May 8, 2025Updated 9 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- State Key Laboratory for Novel Software Technology, Nanjing University, China☆10Nov 22, 2025Updated 3 months ago
- POM: Occupancy map estimation for people detection☆10Aug 5, 2014Updated 11 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- 在win10系统上使用Nintendo Switch Pro Controller / Joycon手柄☆11Jul 23, 2019Updated 6 years ago
- SkinAI is an AI-powered web application designed to analyze skin conditions and provide immediate insights.☆13May 31, 2025Updated 9 months ago
- convert the deep-residual-network(50, 101, 152) from caffe to mxnet☆11Aug 26, 2016Updated 9 years ago
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 7 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Anwsion is a simple ask&answer system writeen in PHP+MYSQL.☆16May 30, 2012Updated 13 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- Using Sphinx to Document C++ Libraries☆15Aug 4, 2020Updated 5 years ago