CMU-SAFARI / BEER
BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are used for DRAM on-die ECC but can be extended to apply to other linear block codes (e.g., BCH, Reed-Solomon). BEER is described in the 2020 MICRO paper by Patel et al.: https://arxiv.org/abs/2009.07985.
☆18Updated 4 years ago
Alternatives and similar repositories for BEER:
Users that are interested in BEER are comparing it to the libraries listed below
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆9Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- ☆18Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- Memory consistency model checking and test generation library.☆14Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆15Updated 2 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆63Updated 5 months ago
- Spike with a coherence supported cache model☆13Updated 7 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- A simple utility for doing RISC-V HPM perf monitoring.☆14Updated 7 years ago
- ☆19Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆32Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆25Updated 11 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆9Updated 2 years ago
- The OpenPiton Platform☆28Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- Security Test Benchmark for Computer Architectures☆20Updated this week
- ☆13Updated 9 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago