CMU-SAFARI / BEERLinks
BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are used for DRAM on-die ECC but can be extended to apply to other linear block codes (e.g., BCH, Reed-Solomon). BEER is described in the 2020 MICRO paper by Patel et al.: https://arxiv.org/abs/2009.07985.
☆19Updated 5 years ago
Alternatives and similar repositories for BEER
Users that are interested in BEER are comparing it to the libraries listed below
Sorting:
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆11Updated 9 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 5 months ago
- ☆20Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Memory consistency model checking and test generation library.☆15Updated 9 years ago
- Tutorial Material from the SST Team☆25Updated 4 months ago
- SST Architectural Simulation Components and Libraries☆109Updated this week
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- Spike with a coherence supported cache model☆14Updated last year
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- ☆15Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ☆22Updated 9 months ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- ☆15Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆103Updated 4 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated 2 weeks ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 2 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- ☆36Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆14Updated 10 years ago
- GPTPU for SC 2021☆52Updated 2 years ago