CMU-SAFARI / BEER
BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are used for DRAM on-die ECC but can be extended to apply to other linear block codes (e.g., BCH, Reed-Solomon). BEER is described in the 2020 MICRO paper by Patel et al.: https://arxiv.org/abs/2009.07985.
☆19Updated 4 years ago
Alternatives and similar repositories for BEER:
Users that are interested in BEER are comparing it to the libraries listed below
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆18Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆19Updated 4 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 4 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆26Updated 11 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- ☆13Updated 2 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆11Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Tutorial Material from the SST Team☆19Updated last year
- RTLCheck☆21Updated 6 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- The OpenPiton Platform☆28Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆77Updated 8 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- ☆32Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Updated last year