CMU-SAFARI / BEER
BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are used for DRAM on-die ECC but can be extended to apply to other linear block codes (e.g., BCH, Reed-Solomon). BEER is described in the 2020 MICRO paper by Patel et al.: https://arxiv.org/abs/2009.07985.
☆18Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for BEER
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated last month
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆56Updated 2 months ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 8 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆11Updated last year
- ☆18Updated 4 years ago
- Spike with a coherence supported cache model☆12Updated 4 months ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆14Updated last week
- ☆9Updated last year
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- ☆14Updated last year
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆14Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆16Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆18Updated this week
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- ☆12Updated 3 years ago
- (elastic) cuckoo hashing☆13Updated 4 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆17Updated 6 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- ☆30Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- ☆34Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆9Updated 11 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last month