CMU-SAFARI / BEER
BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are used for DRAM on-die ECC but can be extended to apply to other linear block codes (e.g., BCH, Reed-Solomon). BEER is described in the 2020 MICRO paper by Patel et al.: https://arxiv.org/abs/2009.07985.
☆19Updated 4 years ago
Alternatives and similar repositories for BEER:
Users that are interested in BEER are comparing it to the libraries listed below
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆18Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆67Updated 7 months ago
- ☆15Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆36Updated 3 weeks ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- ☆19Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆32Updated 4 years ago
- The OpenPiton Platform☆28Updated last year
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- Extremely Simple Microbenchmarks☆33Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆14Updated last year
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆32Updated this week