Compass-All / SHELTERLinks
☆34Updated last year
Alternatives and similar repositories for SHELTER
Users that are interested in SHELTER are comparing it to the libraries listed below
Sorting:
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated last year
- ☆32Updated 2 years ago
- ☆23Updated 2 years ago
- ☆22Updated 3 months ago
- caijiqhx notes☆17Updated 8 months ago
- ☆35Updated 2 years ago
- ARM CCA support for QEMU. Check wiki for instructions. https://github.com/Huawei/Huawei_CCA_RMM/wiki☆25Updated 2 years ago
- This is the main repo for Penglai.☆69Updated last year
- Getting Started with the Core Slicing Prototype☆14Updated 2 years ago
- ☆15Updated last year
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆39Updated 2 years ago
- COIN Attacks: on Insecurity of Enclave Untrusted Interfaces in SGX - ASPLOS 2020☆25Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- The implementation of the 'vSGX: Virtualizing SGX Enclaves on AMD SEV' paper☆55Updated last year
- Proof of Being Fogotten (PoBF) and PoBF-Compliant Framework (PoCF) prototypes.☆20Updated last year
- Implementation of the Reusable Enclaves paper☆14Updated last year
- The MIT Sanctum processor top-level project☆29Updated 5 years ago
- Trusted I/O Paths for SGX Enclaves☆16Updated 5 years ago
- ☆13Updated 4 years ago
- ☆22Updated 4 years ago
- ☆14Updated last year
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆140Updated 3 months ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Forked from tf-rmm@trustedfirmware, support QEMU platform. Check wiki for instruction. https://github.com/Huawei/Huawei_CCA_RMM/wiki☆19Updated 2 years ago
- ☆31Updated 2 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- ☆49Updated 3 years ago
- Reference implementation of Arm-CCA RMM specification☆52Updated last week
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆34Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆68Updated 3 months ago