UDC-GAC / gem5-spm
Very basic implementation of SPM for gem5 simulator (legacy gem5 version)
☆12Updated 4 years ago
Alternatives and similar repositories for gem5-spm:
Users that are interested in gem5-spm are comparing it to the libraries listed below
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆41Updated 6 years ago
- The Splash-3 benchmark suite☆42Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆67Updated 4 years ago
- ☆13Updated 9 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated 4 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- ☆59Updated 3 months ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆34Updated 2 years ago
- ☆23Updated last year
- ☆14Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 7 months ago
- ☆9Updated 2 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆38Updated 3 months ago
- gem5 Tips & Tricks☆65Updated 4 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- zsim++: an updated and more accurate zsim☆14Updated 6 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 9 months ago
- EQueue Dialect☆39Updated 2 years ago
- ☆15Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- A BarrierPoint implementation: Automatically select representative regions of parallel applications☆14Updated 8 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆21Updated last month