UDC-GAC / gem5-spmLinks
Very basic implementation of SPM for gem5 simulator (legacy gem5 version)
☆12Updated 5 years ago
Alternatives and similar repositories for gem5-spm
Users that are interested in gem5-spm are comparing it to the libraries listed below
Sorting:
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆14Updated 3 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated last week
- ☆61Updated 7 years ago
- ☆91Updated last year
- ☆25Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- EQueue Dialect☆40Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆13Updated 10 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- ☆17Updated 4 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- ☆11Updated 3 years ago