Python EDA
☆346Dec 30, 2024Updated last year
Alternatives and similar repositories for pyeda
Users that are interested in pyeda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Boolean Expressions☆21Nov 5, 2018Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,206Updated this week
- Binary Decision Diagrams (BDDs) in pure Python and Cython wrappers of CUDD, Sylvan, and BuDDy☆220Dec 11, 2025Updated 7 months ago
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆176Apr 11, 2020Updated 6 years ago
- CUDD Decision Diagram Package☆167Dec 12, 2025Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- IPython Magic Functions☆16Aug 14, 2017Updated 8 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆208Apr 5, 2024Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- GPU-based logic synthesis tool☆108Mar 31, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- "High density" digital standard cells for SKY130 provided by SkyWater.☆27Feb 22, 2023Updated 3 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- Logic Minimization in Python☆26Mar 25, 2026Updated 4 months ago
- A toolkit for SAT-based prototyping in Python☆460Jul 19, 2026Updated last week
- C++ logic network library☆299Jun 30, 2026Updated 3 weeks ago
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 5 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- A logic synthesis tool☆90Apr 20, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆327Mar 8, 2026Updated 4 months ago
- OpenSTA engine☆595Updated this week
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- A simple Python Binary Decision Diagram (BDD) that outputs .dot files. It can also create minimal BDDs. Should be used mostly for educati…☆14Jan 8, 2014Updated 12 years ago
- Specify and synthesize systems using symbolic algorithms☆53Dec 15, 2025Updated 7 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆20Jul 18, 2026Updated last week
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,253Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- ☆21Oct 27, 2022Updated 3 years ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- STRIPS benchmarks for classical planning☆16Mar 29, 2022Updated 4 years ago
- The first large scale formally verified reasoning dataset for Verilog☆22May 16, 2025Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆140Jul 20, 2024Updated 2 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆302Updated this week