Alternatives and similar repositories for pyeda

Users that are interested in pyeda are comparing it to the libraries listed below

• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆293Updated 2 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆107Updated 5 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆202Updated last year
• phanrahan / magma
  magma circuits
  ☆264Updated last year
• bogdanvuk / pygears
  HW Design: A Functional Approach
  ☆145Updated 2 years ago
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆444Updated 5 months ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆151Updated last month
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆133Updated 6 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• lsils / mockturtle
  C++ logic network library
  ☆274Updated 4 months ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆231Updated last week
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆168Updated 5 years ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆221Updated last month
• cornell-brg / pymtl
  Python-based hardware modeling framework
  ☆245Updated 6 years ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆47Updated last year
• PyHDI / veriloggen
  Veriloggen: A Mixed-Paradigm Hardware Construction Framework
  ☆324Updated last year
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆313Updated 7 months ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆97Updated 3 weeks ago
• rubund / graywolf
  ☆114Updated 4 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆487Updated this week
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆30Updated 3 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆120Updated 8 months ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆66Updated 3 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆226Updated 2 months ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• nbulsi / also
  A logic synthesis tool
  ☆85Updated 4 months ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆92Updated last year