Alternatives and similar repositories for pyeda

Users that are interested in pyeda are comparing it to the libraries listed below

• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆285Updated this week
• phanrahan / magma
  magma circuits
  ☆261Updated 9 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆103Updated 5 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆153Updated 5 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆122Updated last year
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• cornell-brg / pymtl
  Python-based hardware modeling framework
  ☆242Updated 5 years ago
• bogdanvuk / pygears
  HW Design: A Functional Approach
  ☆146Updated 2 years ago
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆422Updated 3 months ago
• PyHDI / veriloggen
  Veriloggen: A Mixed-Paradigm Hardware Construction Framework
  ☆321Updated last year
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆215Updated 3 weeks ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆463Updated this week
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆43Updated last year
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆133Updated 6 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆300Updated last month
• lsils / mockturtle
  C++ logic network library
  ☆243Updated this week
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• rubund / graywolf
  ☆112Updated 4 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆140Updated last week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 6 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆110Updated 2 months ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆64Updated 3 years ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆88Updated last year
• tulip-control / dd
  Binary Decision Diagrams (BDDs) in pure Python and Cython wrappers of CUDD, Sylvan, and BuDDy
  ☆201Updated this week
• adbrant / zuma-fpga
  Fine Grain FPGA Overlay Architecture and Tools
  ☆25Updated 3 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆86Updated last week