Python EDA
☆344Dec 30, 2024Updated last year
Alternatives and similar repositories for pyeda
Users that are interested in pyeda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Boolean Expressions☆21Nov 5, 2018Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,140Updated this week
- Binary Decision Diagrams (BDDs) in pure Python and Cython wrappers of CUDD, Sylvan, and BuDDy☆218Dec 11, 2025Updated 3 months ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 8 months ago
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆170Apr 11, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CUDD Decision Diagram Package☆157Dec 12, 2025Updated 3 months ago
- Tools for working with circuits as graphs in python☆127Nov 17, 2023Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- IPython Magic Functions☆16Aug 14, 2017Updated 8 years ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 3 years ago
- Showcase examples for EPFL logic synthesis libraries☆203Apr 5, 2024Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆24Jun 23, 2024Updated last year
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 4 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated last month
- A toolkit for SAT-based prototyping in Python☆448Mar 5, 2026Updated 3 weeks ago
- C++ logic network library☆283Sep 30, 2025Updated 6 months ago
- IDEA project source files☆112Oct 15, 2025Updated 5 months ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 10 months ago
- Logic circuit analysis and optimization☆47Feb 2, 2026Updated last month
- A logic synthesis tool☆86Sep 8, 2025Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- OpenSTA engine☆557Mar 20, 2026Updated last week
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆326Mar 8, 2026Updated 3 weeks ago
- Specify and synthesize systems using symbolic algorithms☆52Dec 15, 2025Updated 3 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Mar 22, 2026Updated last week
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,214Updated this week
- A simple Python Binary Decision Diagram (BDD) that outputs .dot files. It can also create minimal BDDs. Should be used mostly for educati…☆14Jan 8, 2014Updated 12 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆779Jun 15, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Logic Minimization in Python☆26Feb 23, 2026Updated last month
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- ☆20Oct 27, 2022Updated 3 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- STRIPS benchmarks for classical planning☆14Mar 29, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆138Jul 20, 2024Updated last year