ganler / nnsmith-asplos-artifactLinks
https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23
☆11Updated 2 years ago
Alternatives and similar repositories for nnsmith-asplos-artifact
Users that are interested in nnsmith-asplos-artifact are comparing it to the libraries listed below
Sorting:
- Tzer: TVM Implementation of "Coverage-Guided Tensor Compiler Fuzzing with Joint IR-Pass Mutation (OOPSLA'22)“.☆70Updated 2 years ago
- Automatic DNN generation for fuzzing and more☆142Updated last year
- General system research material (not limited to paper) reading notes.☆22Updated 4 years ago
- TVMFuzz: fuzzing tensor-level intermediate representation in TVM☆30Updated 5 years ago
- Collect simple coverage information in memory.☆11Updated 3 years ago
- a data collection of related work: Toward Understanding Deep Learning Framework Bugs☆16Updated 2 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Updated 2 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Updated 2 years ago
- This is the project repository of our ESEC/FSE 2021 paper: A Comprehensive Study of Deep Learning Compiler Bugs.☆23Updated 2 years ago
- An external memory allocator example for PyTorch.☆16Updated 5 months ago
- An MLIR-based toy DL compiler for TVM Relay.☆61Updated 3 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 3 years ago
- Noisy language compiler☆17Updated last year
- ☆14Updated 2 months ago
- This is the artifact for paper “Automated Testing of Software that Uses Machine Learning APIs (#158)” in ICSE2022☆12Updated 3 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- A group of students who are interested in Compilers, and they want to improve themselves together.☆25Updated 3 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆38Updated 3 years ago
- Website for Systems Research Seminar at UIUC☆20Updated this week
- ☆15Updated 5 years ago
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆27Updated 6 years ago
- ☆34Updated 2 years ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 4 months ago
- Slides from 2021-12-15 talk, "TVM Developer Bootcamp – Writing Hardware Backends"☆10Updated 3 years ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆14Updated last year
- Benchmark PyTorch Custom Operators☆14Updated 2 years ago
- FLOWMATRIX: GPU-Assisted Information-Flow Analysis through Matrix-Based Representation, USENIX Security'22☆28Updated 2 years ago
- Race detector for NVIDIA GPUs, published in SOSP 2021.☆18Updated 10 months ago