caleb531 / cache-simulatorLinks
A processor cache simulator for the MIPS architecture
☆40Updated 2 months ago
Alternatives and similar repositories for cache-simulator
Users that are interested in cache-simulator are comparing it to the libraries listed below
Sorting:
- ☆19Updated 10 years ago
- COATCheck☆13Updated 6 years ago
- ☆36Updated 6 years ago
- RTLCheck☆22Updated 6 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 11 years ago
- FPGA related files for ORAM☆14Updated 9 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 6 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 2 months ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆17Updated 9 months ago
- Integer Multiplier Generator for Verilog☆23Updated 2 months ago
- ☆11Updated 2 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- A generic parser and tool package for the BTOR2 format.☆42Updated this week
- ☆13Updated last year
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆20Updated 5 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- The Contech analysis framework provides the means for generating and analyzing task graphs that enable computer architects and programmer…☆54Updated 6 months ago
- ☆19Updated last year
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆12Updated 2 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 11 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 6 months ago
- ☆29Updated 7 years ago
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Updated 9 years ago