caleb531 / cache-simulator
A processor cache simulator for the MIPS architecture
☆39Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for cache-simulator
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆17Updated 4 months ago
- ☆18Updated 4 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- RTLCheck☆17Updated 6 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- ☆9Updated 9 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆25Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆29Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 2 months ago
- Shielded Enclaves for Cloud FPGAs☆15Updated 2 years ago
- ILA Model Database☆20Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- COATCheck☆12Updated 6 years ago
- ☆24Updated 5 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last month
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- A heterogeneous architecture timing model simulator.☆138Updated 3 weeks ago
- CGRA Compilation Framework☆81Updated last year
- Gem5 with PCI Express integrated.☆15Updated 6 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆85Updated 3 years ago
- ☆16Updated 10 years ago