caleb531 / cache-simulator
A processor cache simulator for the MIPS architecture
☆39Updated 2 weeks ago
Alternatives and similar repositories for cache-simulator:
Users that are interested in cache-simulator are comparing it to the libraries listed below
- Integer Multiplier Generator for Verilog☆22Updated last year
- Fast Symbolic Repair of Hardware Design Code☆22Updated 3 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆26Updated 11 years ago
- A tool for synthesizing Verilog programs☆77Updated this week
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 7 months ago
- RTLCheck☆21Updated 6 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated last week
- ☆19Updated 10 years ago
- SMT Attack☆21Updated 4 years ago
- ☆12Updated 10 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- ☆23Updated 3 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 4 months ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- ☆9Updated 9 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆15Updated 4 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Updated 5 years ago
- COATCheck☆13Updated 6 years ago