caleb531 / cache-simulatorLinks
A processor cache simulator for the MIPS architecture
☆39Updated 2 months ago
Alternatives and similar repositories for cache-simulator
Users that are interested in cache-simulator are comparing it to the libraries listed below
Sorting:
- ☆36Updated 6 years ago
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- RTLCheck☆24Updated 7 years ago
- COATCheck☆13Updated 7 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Updated last year
- The Contech analysis framework provides the means for generating and analyzing task graphs that enable computer architects and programmer…☆53Updated 2 months ago
- ☆19Updated 11 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Updated 6 months ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Updated 7 months ago
- ☆21Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated 7 months ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- ☆11Updated 7 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆62Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Updated 3 years ago
- ILA Model Database☆24Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- A heterogeneous architecture timing model simulator.☆174Updated 4 months ago