Implementation of JPEG Compression on an FPGA
☆18May 10, 2017Updated 8 years ago
Alternatives and similar repositories for jpeg_fpga
Users that are interested in jpeg_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- A hardware MJPEG encoder and RTP transmitter☆46Jan 15, 2020Updated 6 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- Behavior Tree System for Torque3D☆10Jun 29, 2019Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- STM32F103C8T6_CUBEMX_TRUESTUDIO_XINPUT_JOYSTICK☆10Jun 5, 2017Updated 8 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆17Aug 31, 2020Updated 5 years ago
- RTL8812CU/RTL8822CU Linux Driver FPV Mod with packet injection patch v5.15.8.5-3 20240412☆20Feb 26, 2026Updated last month
- The old libjpeg☆12Jul 30, 2015Updated 10 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 3 years ago
- A simple JPEG2000 hardware encoder☆25Sep 29, 2020Updated 5 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- ☆17Dec 18, 2019Updated 6 years ago
- Sketches for DesignLab☆16Sep 10, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。☆105Sep 18, 2024Updated last year
- Agile Network Tester with FPGA & multi-cores☆15Jul 9, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Automatically exported from code.google.com/p/imageresampler☆24May 21, 2015Updated 10 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆36Jun 29, 2022Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆17Jul 2, 2017Updated 8 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆35Apr 21, 2021Updated 4 years ago
- Simple GUI elements for AVR and arduino simulation. Programmed in python, based on pygame. Simavr is used for simulation.☆16Apr 13, 2013Updated 12 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆297Nov 21, 2020Updated 5 years ago
- ESC firmware for brushless motors in multirotors☆30Jun 9, 2023Updated 2 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Linux USB/IP driver and userspace which works as a library including device side implementation with libusb.☆15May 29, 2017Updated 8 years ago
- RC controlled stepper motor servo☆11Jun 3, 2023Updated 2 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- ☆14Apr 8, 2025Updated 11 months ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 4 years ago
- usbip on the esp32s2, limited to a specific application☆10Oct 21, 2021Updated 4 years ago