zhelnio / mil1553-spi
MIL-STD-1553 <-> SPI bridge
☆26Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for mil1553-spi
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Projects for building MIL-STD-1553 communications devices☆22Updated 3 months ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆18Updated 8 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 2 years ago
- Extensible FPGA control platform☆53Updated last year
- DPLL for phase-locking to 1PPS signal☆26Updated 8 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆23Updated last week
- MIPI CSI-2 RX☆28Updated 3 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 6 months ago
- An CAN bus Controller implemented in Verilog☆40Updated 9 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆39Updated last month
- A collection of Opal Kelly provided design resources☆15Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- FuseSoC standard core library☆112Updated 3 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆57Updated 2 years ago
- Triple Modular Redundancy☆23Updated 5 years ago
- ☆17Updated 9 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆17Updated 12 years ago