MIL-STD-1553 <-> SPI bridge
☆31Sep 4, 2018Updated 7 years ago
Alternatives and similar repositories for mil1553-spi
Users that are interested in mil1553-spi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- Projects for building MIL-STD-1553 communications devices☆32Aug 7, 2024Updated last year
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- ARINC-429 Driver for Linux☆31May 1, 2026Updated last month
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Ethereum event tracker☆17Nov 28, 2021Updated 4 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 11 years ago
- ☆11Sep 6, 2025Updated 9 months ago
- CAN 2.0B Controller in VHDL and Verilog☆11Nov 22, 2023Updated 2 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 3 years ago
- Mini PCI Express GPS module☆11Jan 19, 2022Updated 4 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 5 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Cross compilation docker image for Wails☆25Apr 20, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- ☆12Dec 28, 2022Updated 3 years ago
- MIL-STD-1553 is a serial communication protocol that is used in spacecrafts. This repository contains a simulation for this protocol. It …☆45Apr 23, 2021Updated 5 years ago
- ☆42Nov 28, 2025Updated 6 months ago
- Production-grade low-latency FPGA trading system. Features custom VHDL 10GBASE-R PHY, hardware NASDAQ ITCH 5.0 order book, C++ DPDK/XDP k…☆55May 24, 2026Updated 2 weeks ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- ☆13May 14, 2026Updated 3 weeks ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- 根据电子数据文件批量生成HASH值。支持MD5、SHA-1、SHA-256、SHA-512算法等。☆18Jun 3, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- Hardware for OreSat's SDR GPS receive and other SDR GPS projects☆32May 25, 2024Updated 2 years ago
- General binary file parser.☆26Mar 10, 2021Updated 5 years ago
- A simple application for managing laradock containers. Made with https://wails.app/ (go & vue.js & vuetify), proof of concept☆17Jan 6, 2023Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- ☆25Mar 29, 2021Updated 5 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆80Oct 1, 2022Updated 3 years ago
- List token holder addresses, balances, coin age for any block height☆20Dec 30, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Merkle Tree for SnarkyJS with Pluggable Storage☆14Mar 18, 2023Updated 3 years ago
- A reproduction of the Broadcom PCI/PCIe SDK.☆27Mar 21, 2024Updated 2 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆19Jul 9, 2024Updated last year
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Record and replay serial port traffic with pytest.☆10Dec 30, 2025Updated 5 months ago
- Schematics, footprints and scripts I've made and tested for KiCad☆12Jun 24, 2020Updated 5 years ago
- PCI bridge☆20Jul 17, 2014Updated 11 years ago