butterstick-fpga / butterstick-bootloaderLinks
LiteX project for the ButterStick bootloader
☆14Updated 2 years ago
Alternatives and similar repositories for butterstick-bootloader
Users that are interested in butterstick-bootloader are comparing it to the libraries listed below
Sorting:
- Wishbone bridge over SPI☆11Updated 6 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- ☆63Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- DVI video out example for prjtrellis☆17Updated 6 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆72Updated 2 years ago
- CRUVI Standard Specifications☆20Updated last year
- Yet Another Debug Transport☆22Updated 3 weeks ago
- ☆44Updated 9 months ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- PMOD boards for ULX3S☆46Updated 2 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated last year
- Simplified environment for litex☆14Updated 5 years ago
- ☆17Updated 2 years ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Betrusted embedded controller (UP5K)☆48Updated 2 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- verilog core for ws2812 leds☆33Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- UPduino☆27Updated 5 years ago