A fixed function pipeline GPU
☆38Mar 18, 2026Updated 6 months ago
Alternatives and similar repositories for ChaosEngineGPU
Users that are interested in ChaosEngineGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Feb 8, 2024Updated 2 years ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 5 months ago
- Microphase Z7-nano FPGA with ZynQ 7020 FPGA experiments☆17Sep 4, 2026Updated 2 weeks ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Programming for Problem Solving☆17Oct 3, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source PDK version manager☆65Updated this week
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- ☆26Oct 28, 2025Updated 10 months ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆43Jul 10, 2026Updated 2 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆40Jul 1, 2023Updated 3 years ago
- Real-time software rasterizer.☆18Jul 8, 2024Updated 2 years ago
- Post-quantum cryptography (PQC) - Falcon☆18Apr 15, 2025Updated last year
- The repository contains container recipes to build the entire stack of Xeus-Cling and Cling including cuda extension with just a few comm…☆10Dec 22, 2020Updated 5 years ago
- 3D Game Engine☆21Feb 19, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RV64IMAC modelling using System Verilog HDL☆27Aug 15, 2026Updated last month
- Slim, simple, cross-process, reader-writer unfair fast spin lock for Windows☆13Jan 31, 2026Updated 7 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Telegram Bot for YTU Dining Hall Menu☆15May 9, 2022Updated 4 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- Automatically exported from code.google.com/p/eight☆13Mar 23, 2017Updated 9 years ago
- ☆37Aug 19, 2026Updated last month
- random 2d engine rumblings☆19Sep 15, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 19, 2026Updated 2 months ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 6 months ago
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- Modern C++ helpers to simplify GStreamer development.☆13Jun 10, 2025Updated last year
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆13Feb 7, 2021Updated 5 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- Fundational library of cross-platform features☆17Sep 8, 2026Updated last week
- Minimal implementation of Raybox HDL ray caster concept☆28Jul 14, 2026Updated 2 months ago
- A UDP-Only Winsock RIO C++ Network Library☆11Jan 4, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Jun 7, 2022Updated 4 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆46Mar 28, 2022Updated 4 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Sep 12, 2026Updated last week
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- Fluid simulation via an optimised implementation of the FLIP (FLuid Implicit Particle) algortihm.☆14May 20, 2022Updated 4 years ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆21Feb 8, 2023Updated 3 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago