Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/
☆99Jul 12, 2026Updated this week
Alternatives and similar repositories for MakerCode_RTLChallenge
Users that are interested in MakerCode_RTLChallenge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆66Updated this week
- RTL data structure☆69Apr 23, 2026Updated 2 months ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 10 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 5 months ago
- Design Verification Engineer interview preparation guide.☆52Jul 20, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆18Sep 23, 2025Updated 9 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆57Jan 18, 2025Updated last year
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆25May 17, 2026Updated last month
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆47Jul 11, 2025Updated last year
- ☆38May 22, 2025Updated last year
- CoreSmith is a Prompt to GDS Agentic Flow☆30Jun 2, 2026Updated last month
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 10 months ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆57Mar 1, 2026Updated 4 months ago
- ☆19Mar 25, 2023Updated 3 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 5 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆151Oct 21, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆44Jul 2, 2026Updated last week
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- ☆21Mar 19, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open source ISS and logic RISC-V 32 bit project☆61Jan 20, 2026Updated 5 months ago
- ☆14Oct 3, 2023Updated 2 years ago
- ARCH hardware description language and compiler☆48Updated this week
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆90Updated this week
- ☆15Apr 11, 2026Updated 3 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 10 months ago
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- ☆15Jun 28, 2021Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Custom IC Design Platform☆105Updated this week
- SystemVerilog (IEEE 1800-2017) Simulator☆60Updated this week
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆16May 6, 2026Updated 2 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control☆23Jun 30, 2026Updated 2 weeks ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆31Oct 25, 2020Updated 5 years ago