Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/
☆109Oct 9, 2026Updated 2 weeks ago
Alternatives and similar repositories for MakerCode_RTLChallenge
Users that are interested in MakerCode_RTLChallenge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- ☆11Jul 9, 2025Updated last year
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- RTL data structure☆69Oct 15, 2026Updated last week
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆51Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Sep 15, 2026Updated last month
- System Verilog BootCamp☆67Jan 21, 2022Updated 4 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆107Updated this week
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- Digital logic benchmark suite☆94Sep 28, 2026Updated 3 weeks ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Configurable Deep Neural Network Accelerator built from scratch on the Basys3 FPGA☆31Sep 13, 2026Updated last month
- ☆25Aug 9, 2026Updated 2 months ago
- ☆71Jul 13, 2026Updated 3 months ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 5 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆74Jan 30, 2026Updated 8 months ago
- 8-bit CPU☆39Apr 5, 2026Updated 6 months ago
- A fully open source repo for improvements of the "Improved" B210 Clone with the Kintex KC7K325T☆16Oct 2, 2026Updated 3 weeks ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated last week
- SystemVerilog RTL Linter for YoSys☆25Nov 22, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- ☆19Nov 1, 2025Updated 11 months ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆26May 17, 2026Updated 5 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 3 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source compiler that hardwires ternary BitNet weights into mask-programmed compute-in-ROM silicon on open PDKs☆47Sep 18, 2026Updated last month
- AI-driven analog circuit figure generator. Ask Claude Code or Codex for a circuit and get one SVG at final size.☆38Updated this week
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆181Jul 12, 2026Updated 3 months ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated last month
- PDK for 2nm Technology Node☆161Updated this week
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆66Jan 18, 2025Updated last year