Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/
☆110Oct 9, 2026Updated last month
Alternatives and similar repositories for MakerCode_RTLChallenge
Users that are interested in MakerCode_RTLChallenge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL property graph☆26Aug 9, 2026Updated 3 months ago
- ☆11Jul 9, 2025Updated last year
- RTL data structure☆69Oct 15, 2026Updated 3 weeks ago
- FPGA lab source archive · Verilog + Vivado · Arty S7-25 (Spartan-7)☆21Oct 16, 2026Updated 3 weeks ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆29Sep 15, 2026Updated last month
- System Verilog BootCamp☆69Jan 21, 2022Updated 4 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆109Updated this week
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆51Oct 20, 2026Updated 3 weeks ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- CVA6 softcore contest☆27Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆25Aug 9, 2026Updated 3 months ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated last year
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- 8-bit CPU☆39Apr 5, 2026Updated 7 months ago
- Digital logic benchmark suite☆96Nov 3, 2026Updated last week
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆184Jul 12, 2026Updated 4 months ago
- Design Verification Engineer interview preparation guide.☆63Jul 20, 2025Updated last year
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆75Jan 30, 2026Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆73Jul 13, 2026Updated 4 months ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- ☆19Nov 1, 2025Updated last year
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆141Updated this week
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆27May 17, 2026Updated 5 months ago
- Systemverilog and UVM exercises inspired by ziglings☆41Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 9 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆151Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Dec 9, 2025Updated 11 months ago
- Open-source compiler that hardwires LLM weights into mask-programmed compute-in-ROM silicon on open PDKs☆48Nov 6, 2026Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆180Oct 21, 2023Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆55Jul 11, 2025Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- A fully open source repo for improvements of the "Improved" B210 Clone with the Kintex KC7K325T☆17Oct 2, 2026Updated last month
Are these results useful?