Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/
☆100Jul 19, 2026Updated 2 weeks ago
Alternatives and similar repositories for MakerCode_RTLChallenge
Users that are interested in MakerCode_RTLChallenge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL data structure☆69Apr 23, 2026Updated 3 months ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆19Jun 26, 2026Updated last month
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆73Updated this week
- CVA6 softcore contest☆23Jul 8, 2026Updated 3 weeks ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 11 months ago
- 8-bit CPU☆38Apr 5, 2026Updated 3 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 6 months ago
- ☆65Jul 13, 2026Updated 3 weeks ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- ☆19Nov 1, 2025Updated 9 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 3 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆60Jan 18, 2025Updated last year
- ☆19Mar 25, 2023Updated 3 years ago
- ☆21Mar 25, 2026Updated 4 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 10 months ago
- PDK for 2nm Technology Node☆26Jul 18, 2026Updated 2 weeks ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆18Sep 23, 2025Updated 10 months ago
- CoreSmith is a Prompt to GDS Agentic Flow☆34Updated this week
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 5 months ago
- Design Verification Engineer interview preparation guide.☆54Jul 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆38May 22, 2025Updated last year
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- Digital logic benchmark suite☆77Jul 27, 2026Updated last week
- ☆32Jul 18, 2024Updated 2 years ago
- ☆30Mar 22, 2026Updated 4 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Jun 14, 2026Updated last month
- Open Logic FPGA Standard Library☆997Updated this week
- SiliconCompiler Design Gallery☆76Updated this week
- ☆21Mar 19, 2024Updated 2 years ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated last month
- ☆15Apr 11, 2026Updated 3 months ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆100Jul 19, 2026Updated 2 weeks ago