A Chisel verison of the tiny-gpu project, with more verification codes than original implementation
☆15Jan 22, 2025Updated last year
Alternatives and similar repositories for tiny-gpu-chisel
Users that are interested in tiny-gpu-chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nix flake for more up-to-date versions of EDA tools☆35Updated this week
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- verilog code to run a 16 bit video card☆14Mar 31, 2026Updated 7 months ago
- ☆11Aug 11, 2025Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- XSPdb is a Python-based extension of pdb designed for the XiangShan IP, providing GDB-like "interactive debugging" capabilities.☆10Feb 4, 2026Updated 9 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- The NandBug Software☆13May 23, 2020Updated 6 years ago
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆258Feb 11, 2025Updated last year
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An FPGA accelerator for the Auction algorithm used for data association in multiple object target tracking☆10Mar 27, 2023Updated 3 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- ☆10Nov 30, 2023Updated 2 years ago
- General purpose discrete event simulator written in rust☆11Dec 11, 2017Updated 8 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- ☆17Oct 28, 2026Updated last week
- ☆13Oct 12, 2026Updated 3 weeks ago
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- Customized version of QEMU 2.4.0 exposing the TCG frontend and the helpers☆19Oct 2, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Book manager empowered by org-roam, org-roam-manager and helm-bibtex for Emacs☆10Sep 28, 2021Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Watery Traders 是一个通过 uiautomator2 控制安卓手机上的同花顺APP进行自动化交易的 Python 系统。该项目提供 RESTful API 和 MCP (Model Context Protocol) 支持，可以与 AI 助手（如 Claude…☆20Jul 26, 2026Updated 3 months ago
- Miscellaneous components for bluespec☆12Nov 18, 2024Updated last year
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated 2 years ago
- ☆12May 20, 2021Updated 5 years ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Home brew CPU Hardware with 1-bit ALU implementation using 74LSxx, a micro-code and assembler coded in C#.☆18Oct 18, 2026Updated 2 weeks ago
- More advanced Unity Neural Network, built from scratch in C#☆16May 15, 2023Updated 3 years ago
- HardCaml example designs☆18Jun 13, 2018Updated 8 years ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 10 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Twili I/O library for libnx☆14Jan 13, 2020Updated 6 years ago