Generic testbench for RISC-V CPUs
☆12Dec 13, 2025Updated 10 months ago
Alternatives and similar repositories for coco-rvtb
Users that are interested in coco-rvtb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A script that automates faculty feedback submission on the UIT portal using Selenium. It navigates the portal, detects all feedback forms…☆14Updated this week
- Superscalar dual-issue RISC-V processor☆20Aug 4, 2026Updated 3 months ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- RISC-V 32-bit CPU written in amaranth (python-lib)☆14Sep 23, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CMake project for TensorFlow Lite Micro☆17Apr 18, 2021Updated 5 years ago
- Understanding CMOS circuit design and spice simulation is the root of a VLSI beginner . Here the detail study and spice implemantation of…☆10May 24, 2022Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Verilog HDL code and documentation for pipelined RISC-V processors designed as a minor project by a team of 4. Includes testbench files, …☆11Nov 23, 2023Updated 2 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- A variant of Tinyhttpd.☆12Jan 30, 2026Updated 9 months ago
- Implementation of a low-pass FIR filter in Verilog HDL.☆12Apr 12, 2024Updated 2 years ago
- ☆11Jul 9, 2025Updated last year
- ☆14Nov 17, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Structured Zero → Advanced Competitive Programming & DSA System | Data Structures, Algorithms, Patterns, Contest Solutions & Interview Pr…☆16Updated this week
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 5 months ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- Single-Cycle RISC-V Processor in systemverylog☆28Apr 23, 2019Updated 7 years ago
- An Open-Source Design and Verification Environment for RISC-V☆92Apr 21, 2021Updated 5 years ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UESTC 校园网自动登录☆13Dec 10, 2025Updated 10 months ago
- ☆16Aug 15, 2021Updated 5 years ago
- Bare metal RISC-V assembly examples for Spike (no pk)☆18Oct 14, 2023Updated 3 years ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆75Jan 30, 2026Updated 9 months ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 4 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆17Apr 17, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 9 months ago
- ☆16Jun 7, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- This is an Unofficial Chat-GPT Api built with Flask & playwright. Use This To test Your ChatGPT projects for free.☆20Sep 27, 2023Updated 3 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 11 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Updated this week
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago