ZiyangYE / LicheeTang20K_DDR_TestLinks
The DDR Test Firmware for LicheeTang20K.
☆16Updated 2 years ago
Alternatives and similar repositories for LicheeTang20K_DDR_Test
Users that are interested in LicheeTang20K_DDR_Test are comparing it to the libraries listed below
Sorting:
- tang-nano-4K mini samples☆13Updated 3 years ago
- ☆98Updated 2 years ago
- Lichee Tang FPGA board examples☆32Updated 6 years ago
- USB-Blaster instance on CH55x MCU.☆50Updated 6 years ago
- SDK sch&layout reference design and datasheet documention☆63Updated last year
- Xilinx 14.7 patch for Win10 32/64☆27Updated 3 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆49Updated 2 years ago
- ☆11Updated 2 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 4 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆15Updated 2 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆51Updated 2 weeks ago
- The base reference design for EBIT EBAZ4205 Zynq7010 board.☆69Updated 5 years ago
- ☆21Updated 3 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆30Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆44Updated last month
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆72Updated 4 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆79Updated 2 years ago
- TangNano-4K-example project☆104Updated 2 years ago
- Board definition files and initial example programs☆14Updated 4 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆28Updated 8 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- ☆45Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- fpga i2c rtc oled based clock with alarm supports buzzer☆16Updated 4 years ago
- High Speed Data Acquisition over HDMI - FPGA implementation☆46Updated 5 months ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- 100BASE-FX Transmitter on RP2040☆24Updated last year