alugupta / ares
Ares: A framework for quantifying the resilience of deep neural networks
☆35Updated 5 years ago
Alternatives and similar repositories for ares:
Users that are interested in ares are comparing it to the libraries listed below
- Simulator for BitFusion☆95Updated 4 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆133Updated last week
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆69Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- ☆39Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago
- ☆32Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆36Updated 5 years ago
- ☆33Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- ☆25Updated 9 months ago
- ☆25Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Computational Memory Neural Network Compiler☆10Updated 3 years ago
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆21Updated 5 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- ☆32Updated 4 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆21Updated 11 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- ☆71Updated 2 years ago
- ☆12Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago